LFXP10C-4F388C Lattice, LFXP10C-4F388C Datasheet - Page 230

no-image

LFXP10C-4F388C

Manufacturer Part Number
LFXP10C-4F388C
Description
IC FPGA 9.7KLUTS 244I/O 388-BGA
Manufacturer
Lattice
Datasheet

Specifications of LFXP10C-4F388C

Lead Free Status / Rohs Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LFXP10C-4F388C
Manufacturer:
LATTICE
Quantity:
80
Part Number:
LFXP10C-4F388C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFXP10C-4F388C-3I
Manufacturer:
LATTICE
Quantity:
3
Lattice Semiconductor
Figure 10-12. READ Data Transfer When DDRCLKPOL=0
DDRCLKPOL= 0
IO REGISTERS
Notes -
CLK TO SYNC
(1) DDR memory sends DQ aligned to DQS strobe.
(2) The DQS Strobe is delayed by 90 degree using the dedicated DQS logic.
(3) DQ is now center aligned to DQS Strobe.
(4) PRMBDET is the Preamble detect signal generated using the DQSBUFB primitive. This is used to
(5) The first set of IO registers A and B, capture data on the positive edge and negative edge of DQS.
(6) IO register C transfers data so that both data are now aligned to negative edge of DQS.
(7) DDCLKPOL signal generated will determine if the CLK going into the synchronization registers need to
(8) The IO Synchronization registers capture data at on positive edge of the FPGA CLK.
DQS at PIN
DQS at IOL
FPGA CLK
PRMBDET
generate the DDRCLKPOL signal.
be inverted. In this case, the DDRCLKPOL=0 as the CLK is LOW at the 1
DATAIN_P
DATAIN_N
DQ at PIN
DQ at IOL
C
A
B
P0
P0
10-11
N0
N0
P0
P1
P1
N0
P0
N1
P1
N1
P0
N0
N1
P1
st
LatticeECP/EC and LatticeXP
rising edge of PRMBDET.
DDR Usage Guide

Related parts for LFXP10C-4F388C