LFE2-12E-6FN256I Lattice, LFE2-12E-6FN256I Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFE2-12E-6FN256I
Manufacturer Part Number
LFE2-12E-6FN256I
Description
IC FPGA 12KLUTS 193I/O 256-BGA
Manufacturer
Lattice
Datasheet
1.LFE2-12E-5FN256C.pdf
(385 pages)
Specifications of LFE2-12E-6FN256I
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2-12E-6FN256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 12 of 385
- Download datasheet (3Mb)
Lattice Semiconductor
Table 2-5. DLL Signals
DLLDELA Delay Block
Closely associated with each DLL is a DLLDELA block. This is a delay block consisting of a delay line with taps and
a selection scheme that selects one of the taps. The DCNTL[8:0] bus controls the delay of the CLKO signal. Typi-
cally this is the delay setting that the DLL uses to achieve phase alignment. This results in the delay providing a cal-
ibrated 90° phase shift that is useful in centering a clock in the middle of a data cycle for source synchronous data.
The CLKO signal feeds the edge clock network. Figure 2-7 shows the connections between the DLL block and the
DLLDELA delay block. For more information, please see the list of additional technical documentation at the end of
this data sheet.
Figure 2-7. DLLDELA Delay Block
PLL/DLL Cascading
LatticeECP2/M devices have been designed to allow certain combinations of PLL (GPLL and SPLL) and DLL cas-
cading. The allowable combinations are:
• PLL to PLL supported
• PLL to DLL supported
CLKI
CLKFB
RSTN
ALUHOLD
UDDCNTL
DCNTL[8:0]
CLKOP
CLKOS
LOCK
Signal
GDLLFB_PIO
CLKFB_CK
DLL_PIO
PLL_PIO
Routing
Routing
CLKOP
ECLK1
I/O
O
O
O
O
I
I
I
I
I
Clock input from external pin or routing
DLL feed input from DLL output, clock net, routing or external pin
Active low synchronous reset
Active high freezes the ALU
Synchronous enable signal (hold high for two cycles) from routing
Encoded digital control signals for PIC INDEL and slave delay calibration
The primary clock output
The secondary clock output with fine phase shift and/or division by 2 or by 4
Active high phase lock indicator
* Software selectable
*
*
*
CLKI
CLKFB
CLKI
DCNTL[8:0]
DLLDELA Delay Block
2-9
DLL Block
Description
LatticeECP2/M Family Data Sheet
CLKOP
CLKOS
LOCK
CLKO
Architecture
Related parts for LFE2-12E-6FN256I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFE2-12E-6FN256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, FPBGA-256
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-6QN208C](/photos/19/4/190418/4732016_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, QFP-208
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-6TN144C](/photos/19/4/190417/4657533_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, TQFP-144
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-6F484I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 12K LUTs 297 I/O DSP 1.2V -6 Spd I
Manufacturer:
Lattice
![LFE2-12E-6Q208I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 12K LUTs 131 I/O DSP 1.2V -6 Spd I
Manufacturer:
Lattice
![LFE2-12E-6T144I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 12K LUTs 93 I/O DSP 1.2V -6 Spd I
Manufacturer:
Lattice
![LFE2-12E-6T144C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 12K LUTs 93 I/O DSP 1.2V -6 Spd
Manufacturer:
Lattice
![LFE2-12E-6Q208C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 12K LUTs 131 I/O DSP 1.2V -6 Spd
Manufacturer:
Lattice
![LFE2-12E-5FN256C](/photos/16/14/161499/landingpagelatticeecp2m_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 12K LUTs 193 I/O DSP 1.2V -5 Spd
Manufacturer:
Lattice
Datasheet:
![LFE2-12E-5TN144C](/photos/16/14/161499/landingpagelatticeecp2m_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 12K LUTs 93 I/O DSP 1.2V -5 Spd
Manufacturer:
Lattice
Datasheet:
![LFE2-12E-5F256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 12000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-5FN256I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 12000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-5FN484C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 12000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-6F256I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 12000 Cells 90nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-12E-6QN208I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 12000 Cells 90nm (CMOS) Technology 1.2V 208-Pin PQFP
Manufacturer:
Lattice
Datasheet: