LFE2M50E-6F484I Lattice, LFE2M50E-6F484I Datasheet - Page 42
LFE2M50E-6F484I
Manufacturer Part Number
LFE2M50E-6F484I
Description
IC FPGA 50KLUTS 270I/O 484-BGA
Manufacturer
Lattice
Datasheet
1.LFE2-12E-5FN256C.pdf
(385 pages)
Specifications of LFE2M50E-6F484I
Lead Free Status / Rohs Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2M50E-6F484I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 42 of 385
- Download datasheet (3Mb)
Lattice Semiconductor
DQSXFER
LatticeECP2/M devices provide a DQSXFER signal to the output buffer to assist it in data transfer to DDR memo-
ries that require DQS strobe be shifted 90
DQSXFER signal runs the span of the data bus.
sysI/O Buffer
Each I/O is associated with a flexible buffer referred to as a sysI/O buffer. These buffers are arranged around the
periphery of the device in groups referred to as banks. The sysI/O buffers allow users to implement the wide variety
of standards that are found in today’s systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL.
sysI/O Buffer Banks
LatticeECP2/M devices have nine sysI/O buffer banks: eight banks for user I/Os arranged two per side. The ninth
sysI/O buffer bank (Bank 8) is located adjacent to Bank 3 and has dedicated/shared I/Os for configuration. When a
shared pin is not used for configuration it is available as a user I/O. Each bank is capable of supporting multiple I/O
standards. Each sysI/O bank has its own I/O supply voltage (V
voltage references, V
two voltage references, V
plies.
In LatticeECP2/M devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS and PCI) are
powered using V
independent of V
Each bank can support up to two separate V
enced input buffers. Some dedicated I/O pins in a bank can be configured to be a reference voltage supply pin.
Each I/O is individually configurable based on the bank’s supply and reference voltages.
CCIO
CCIO
REF1
. LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as fixed threshold inputs
.
REF1
and V
and V
REF2
REF2
, which allow it to be completely independent from the others. Bank 8 shares
, with Bank 3. Figure 2-37 shows the nine banks and their associated sup-
o
. This shifted DQS strobe is generated by the DQSDEL block. The
REF
voltages, V
2-39
REF1
CCIO
and V
). In addition, each bank, except Bank 8, has
LatticeECP2/M Family Data Sheet
REF2
, that set the threshold for the refer-
Architecture
Related parts for LFE2M50E-6F484I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC, LATTICEECP2M FPGA, 420MHZ, FPBGA-900
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
IC, LATTICEECP2M FPGA, 420MHZ, FPBGA-484
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
Development Software PCI Express x4 Eval Board
Manufacturer:
Lattice
Part Number:
Description:
Development Software SERDES Eval Board
Manufacturer:
Lattice
Part Number:
Description:
MCU, MPU & DSP Development Tools LatticeECP2M50 SERDES EVAL BRD
Manufacturer:
Lattice
Part Number:
Description:
MCU, MPU & DSP Development Tools LatticeECP2M50 PCI Express x4 EVAL BRD
Manufacturer:
Lattice
Part Number:
Description:
FPGA LatticeECP2M Family 48000 Cells 90nm (CMOS) Technology 1.2V 672-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeECP2M Family 48000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 372I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 270I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 270I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 372I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 50KLUTS 270I/O 484-BGA
Manufacturer:
Lattice
Datasheet: