MC74LVX4052DTR2G ON Semiconductor, MC74LVX4052DTR2G Datasheet
MC74LVX4052DTR2G
Specifications of MC74LVX4052DTR2G
MC74LVX4052DTR2GOS
MC74LVX4052DTR2GOSTR
Related parts for MC74LVX4052DTR2G
MC74LVX4052DTR2G Summary of contents
Page 1
... Split Supplies 3.0 V Break−Before−Make Circuitry Pb−Free Packages are Available* *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. Semiconductor Components Industries, LLC, 2005 March, 2005 − Rev more ON of metal− ...
Page 2
Enable V Figure 1. Pin Connection and Marking Diagram (Top View) ANALOG INPUTS/OUTPUTS CHANNEL-SELECT INPUTS NOTE: This ...
Page 3
MAXIMUM RATINGS Î Î Î Î Î ...
Page 4
DC CHARACTERISTICS − Digital Section Symbol Parameter V Minimum High−Level Input Voltage, IH Channel−Select or Enable Inputs V Maximum Low−Level Input Voltage, IL Channel−Select or Enable Inputs I Maximum Input Leakage Current, IN Channel−Select or Enable Inputs I Maximum Quiescent ...
Page 5
AC CHARACTERISTICS ( pF, Input t L Symbol Parameter t , Maximum Propagation Delay, PLH t Channel−Select to Analog Output PHL (Figures 16 and 17 Maximum Propagation Delay, Enable to PLZ t Analog Output (Figures 14 ...
Page 6
PROGRAMMABLE POWER SUPPLY * OFF OFF Figure 5. Maximum Off Channel Leakage Current, Any One Channel, Test Set−Up HP4195A Network Anl ...
Page 7
MC74LVX4052 HP4195A Network Anl 0 HP11667B V IS Pwr Splitter 100 KW 0.1 mF All untested Analog I/O pins Config = Network Format = T/R (dB) CAL = Trans ...
Page 8
MC74LVX4052 16 ON/OFF OFF/ON Enable − *Includes all probe and jig capacitance OUT OUT Figure 10. Charge Injection, Test Set−Up HP4195A ...
Page 9
Tek 11801B DSO COM INPUT OFF − Figure 12. Break−Before−Make, Test Set−Up CHANNEL 50% SELECT t PLH ANALOG 50% OUT Figure 14. Propagation Delays, Channel ...
Page 10
MC74LVX4052 ON/OFF OFF/ − 11 − 14 Channel Select Figure 18. Power Dissipation Capacitance, Test Set−Up )V HP3466 DMM COM )V HP3466 DMM COM HP E3630A DC Pwr Supply ...
Page 11
The Channel Select and Enable control pins should GND logic levels. V being recognized as a logic CC CC high and GND being recognized as a logic low. In this example logic ...
Page 12
LEVEL A SHIFTER 9 LEVEL B SHIFTER 6 LEVEL ENABLE SHIFTER MC74LVX4052 Figure 23. Function Diagram, LVX4052 http://onsemi.com ...
Page 13
G K −T− SEATING PLANE 0.25 (0.010 16X REF 0.10 (0.004) 0.15 (0.006 L PIN 1 IDENT. 1 0.15 (0.006) ...
Page 14
... E L DETAIL P VIEW American Technical Support: 800−282−9855 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center 2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051 Phone: 81−3−5773−3850 http://onsemi.com 14 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. ...