CAT93C46S-TE13 ON Semiconductor, CAT93C46S-TE13 Datasheet

no-image

CAT93C46S-TE13

Manufacturer Part Number
CAT93C46S-TE13
Description
Manufacturer
ON Semiconductor
Datasheet

Specifications of CAT93C46S-TE13

Density
1Kb
Interface Type
Serial (Microwire)
Organization
128x8/64x16
Access Time (max)
500ns
Frequency (max)
1MHz
Write Protection
Yes
Data Retention
100Year
Operating Supply Voltage (typ)
3.3/5V
Package Type
SOIC N
Operating Temp Range
0C to 70C
Supply Current
3mA
Operating Supply Voltage (min)
2.5V
Operating Supply Voltage (max)
6V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
8
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CAT93C46S-TE13
Manufacturer:
CATALYST
Quantity:
20 000
FEATURES
DESCRIPTION
The CAT93C46/56/57/66/86 are 1K/2K/2K/4K/16K-bit
Serial EEPROM memory devices which are configured
as either registers of 16 bits (ORG pin at V
(ORG pin at GND). Each register can be written (or read)
serially by using the DI (or DO) pin. The CAT93C46/56/
57/66/86 are manufactured using Catalyst’s advanced
Note: When the ORG pin is connected to VCC, the X16 organiza
© 2002 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice.
DIP Package (P, L)
*Only For 93C86
PIN FUNCTIONS
PIN CONFIGURATION
CAT93C46/56/57/66/86
1K/2K/2K/4K/16K-Bit Microwire Serial EEPROM
DO
CS
SK
DI
High speed operation:
– 93C56/57/66: 1MHz
– 93C46/86: 3MHz
Low power CMOS technology
1.8 to 6.0 volt operation
Selectable x8 or x16 memory organization
Self-timed write cycle with auto-clear
Hardware and software write protection
Pin Name
tion is selected. When it is connected to ground, the X8 pin
is selected. If the ORG pin is left unconnected, then an
internal pullup device will select the X16 organization.
CS
SK
DI
DO
V
GND
ORG
NC
PE*
1
2
3
4
CC
8
7
6
5
V CC
NC (PE*)
ORG
GND
NC (PE*)
SOIC Package (J,W)
V CC
CS
SK
Chip Select
Clock Input
Serial Data Input
Serial Data Output
+1.8 to 6.0V Power Supply
Ground
Memory Organization
No Connection
Program Enable
1
2
3
4
Function
8
7
6
5
ORG
GND
DO
DI
CC
SOIC Package (S,V)
DO
CS
SK
DI
) or 8 bits
1
2
3
4
8
7
6
5
V CC
NC (PE*)
ORG
GND
BLOCK DIAGRAM
CMOS EEPROM floating gate technology. The devices
are designed to endure 1,000,000 program/erase cycles
and have a data retention of 100 years. The devices are
available in 8-pin DIP, 8-pin SOIC or 8-pin TSSOP
packages.
ORG
Program enable (PE) pin (CAT93C86 only)
Available in new lead-free packages
Power-up inadvertant write protection
1,000,000 Program/erase cycles
100 year data retention
Commercial, industrial and automotive
temperature ranges
Sequential read (except CAT93C46)
SOIC Package (K,X)
PE*
CS
SK
DO
DI
CS
SK
DI
1
2
3
4
MEMORY ARRAY
MODE DECODE
V CC
ORGANIZATION
8
7
6
5
GENERATOR
REGISTER
CLOCK
LOGIC
DATA
V CC
ORG
GND
NC (PE*)
GND
DO
CS
SK
DI
PACK AGE OPTION
TSSOP Package (U,Y)
1
2
3
4
DECODER
ADDRESS
LEAD-FREE
OUTPUT
BUFFER
Doc. No. 1023, Rev. C
93C46/56/57/66/86 F02
DO
93C46/56/57/66/86
8
7
6
5
V CC
NC (PE*)
ORG
GND
F01

Related parts for CAT93C46S-TE13

CAT93C46S-TE13 Summary of contents

Page 1

... Commercial, industrial and automotive temperature ranges Sequential read (except CAT93C46) Program enable (PE) pin (CAT93C86 only) Available in new lead-free packages CMOS EEPROM floating gate technology. The devices are designed to endure 1,000,000 program/erase cycles and have a data retention of 100 years. The devices are ) or 8 bits CC available in 8-pin DIP, 8-pin SOIC or 8-pin TSSOP packages ...

Page 2

ABSOLUTE MAXIMUM RATINGS* Temperature Under Bias .................. - +125 C Storage Temperature ........................ - +150 C Voltage on any Pin with (1) Respect to Ground ............. -2. with Respect to Ground ................ ...

Page 3

PIN CAPACITANCE Symbol Test (3) C OUTPUT CAPACITANCE (DO) OUT (3) C INPUT CAPACITANCE (CS, SK, DI, ORG) IN INSTRUCTION SET Instruction Device Start Opcode Type Bit READ 93C46 1 (1) 93C56 1 93C66 1 93C57 1 93C86 1 ERASE ...

Page 4

A.C. CHARACTERISTICS (93C56/57/66) SYMBOL PARAMETER t CS Setup Time CSS t CS Hold Time CSH t DI Setup Time DIS t DI Hold Time DIH t Output Delay to 1 PD1 t Output Delay to 0 PD0 (1) t ...

Page 5

DEVICE OPERATION The CAT93C46/56(57)66/ 1024/2048/4096/ 16,384-bit nonvolatile memory intended for use with industry standard microprocessors. The CAT93C46/56/ 57/66/86 can be organized as either registers of 16 bits or 8 bits. When organized as X16, seven 9-bit instruc- tions ...

Page 6

The format for all instructions sent to the device is a logical "1" start bit, a 2-bit (or 4-bit) opcode, 6-bit (93C46)/ /7-bit (93C57)/ 8-bit (93C56 or 93C66)/10-bit (93C86) (an additional bit when organized X8) and for write operations ...

Page 7

Erase Upon receiving an ERASE command and address, the CS (Chip Select) pin must be deasserted for a minimum The falling edge of CS will start the self clocking CSMIN clear cycle of the selected memory location. ...

Page 8

Figure 5. EWEN/EWDS Instruction Timing ENABLE=11 Figure 6. ERAL Instruction Timing HIGH-Z DO Figure 7. WRAL Instruction Timing ...

Page 9

ORDERING INFORMATION Prefix Device # CAT 93C46 Optional Product Company ID Number 93C46: 1K 93C56: 2K 93C57: 2K 93C66: 4K 93C86: 16K * -40˚ to +125˚C is available upon request Notes: (1) The device used in the above example is ...

Page 10

Copyrights, Trademarks and Patents Trademarks and registered trademarks of Catalyst Semiconductor include each of the following: DPP ™ ™ Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For ...

Related keywords