MC68HC811E2FN Freescale Semiconductor, MC68HC811E2FN Datasheet - Page 22
![](/photos/40/56/405601/52pin_plcc_sml.jpg)
MC68HC811E2FN
Manufacturer Part Number
MC68HC811E2FN
Description
Manufacturer
Freescale Semiconductor
Datasheet
1.MC68HC811E2FN.pdf
(242 pages)
Specifications of MC68HC811E2FN
Cpu Family
HC11
Device Core Size
8b
Frequency (max)
4MHz
Interface Type
SCI/SPI
Program Memory Type
ROMLess
Program Memory Size
Not Required
Total Internal Ram Size
256Byte
# I/os (max)
38
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
3V
On-chip Adc
8-chx8-bit
Instruction Set Architecture
CISC
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
52
Package Type
PLCC
Lead Free Status / Rohs Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68HC811E2FN
Manufacturer:
MOT
Quantity:
5 510
Company:
Part Number:
MC68HC811E2FN
Manufacturer:
ALLEGRO
Quantity:
5 510
Part Number:
MC68HC811E2FN
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
MC68HC811E2FN2
Manufacturer:
FREESCALE
Quantity:
1 238
Company:
Part Number:
MC68HC811E2FNE2
Manufacturer:
FREESCALE
Quantity:
1 238
General Description
1.4.2 RESET
A bidirectional control signal, RESET, acts as an input to initialize the MCU to a known startup state. It
also acts as an open-drain output to indicate that an internal failure has been detected in either the clock
monitor or computer operating properly (COP) watchdog circuit. The CPU distinguishes between internal
and external reset conditions by sensing whether the reset pin rises to a logic 1 in less than two E-clock
cycles after a reset has occurred. See
Because the CPU is not able to fetch and execute instructions properly when V
operating voltage level, reset must be controlled. A low-voltage inhibit (LVI) circuit is required primarily for
protection of EEPROM contents. However, since the configuration register (CONFIG) value is read from
the EEPROM, protection is required even if the EEPROM array is not being used.
Presently, there are several economical ways to solve this problem. For example, two good external
components for LVI reset are:
Refer to
1.4.3 Crystal Driver and External Clock Input (XTAL and EXTAL)
These two pins provide the interface for either a crystal or a CMOS- compatible clock to control the
internal clock generator circuitry. The frequency applied to these pins is four times higher than the desired
E-clock rate.
The XTAL pin must be left unterminated when an external CMOS- compatible clock input is connected to
the EXTAL pin. The XTAL output is normally intended to drive only a crystal. Refer to
Figure
22
1. The Seiko S0854HN (or other S805 series devices):
2. The Freescale MC34064:
1-10.
a. Extremely low power (2 µA)
a. TO-92 package
a. Limited temperature range, –20°C to +70°C
a. Available in various trip-point voltage ranges
a. TO-92 or SO-8 package
a. Draws about 300 µA
a. Temperature range –40°C to 85°C
a. Well controlled trip point
a. Inexpensive
Chapter 5 Resets and Interrupts
Do not connect an external resistor capacitor (RC) power-up delay circuit
to the reset pin of M68HC11 devices because the circuit charge time
constant can cause the device to misinterpret the type of reset that
occurred.
In all cases, use caution around the oscillator pins. Load capacitances
shown in the oscillator circuit are specified by the crystal manufacturer and
should include all stray layout capacitances.
M68HC11E Family Data Sheet, Rev. 5.1
Figure 1-7
for further information.
CAUTION
CAUTION
and
Figure
1-8.
DD
falls below the minimum
Freescale Semiconductor
Figure 1-9
and