MAX3875EHJ Maxim Integrated Products, MAX3875EHJ Datasheet
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
MAX3875EHJ
Specifications of MAX3875EHJ
Available stocks
Related parts for MAX3875EHJ
MAX3875EHJ Summary of contents
Page 1
... Loopback Diagnostic Testing Tolerates >2000 Consecutive Identical Digits Loss-of-Lock Indicator Differential PECL-Compatible Data and Clock Outputs Applications PART MAX3875EHJ MAX3875E/D * Dice are designed to operate over this range, but are tested and guaranteed at T availability. Pin Configuration appears at end of data sheet. +3.3V ...
Page 2
... Continuous Power Dissipation (T TQFP (derate 16.1mW/°C above +85°C) ........................1.0W - 0.5V 0.5V) Operating Temperature Range CC MAX3875EHJ..................................................-40°C to +85°C Operating Junction Temperature (die) ..............-55°C to +150°C + 0.5V) Storage Temperature Range .............................-60°C to +160°C CC Processing Temperature (die) .........................................+400°C Lead Temperature (soldering, 10sec) .............................+300° ...
Page 3
Clock Recovery and Data Retiming IC AC ELECTRICAL CHARACTERISTICS (V = +3.0V to +5.5V -40°C to +85°C, unless otherwise noted. Typical values are at +3.3V and PARAMETER SYMBOL Serial Output Clock Rate Clock-to-Q Delay Jitter ...
Page 4
Low-Power, +3.3V Clock Recovery and Data Retiming +3.3V +25°C, unless otherwise noted JITTER TOLERANCE vs. INPUT VOLTAGE 0.8 JITTER FREQUENCY 0.7 = 1MHz 0.6 0.5 JITTER FREQUENCY 0.4 = 5MHz 0.3 0.2 ...
Page 5
Clock Recovery and Data Retiming IC PIN NAME 19 SCLKO+ Positive Serial Clock Output, PECL, 2.488GHz. SDO+ is clocked out on the rising edge of SCLKO+. 22 SDO- Negative Data Output, PECL compatible, 2.488Gbps 23 SDO+ Positive Data Output, PECL ...
Page 6
Low-Power, +3.3V Clock Recovery and Data Retiming IC Frequency Detector The digital frequency detector (FD) aids frequency acquisition during start-up conditions. The frequency difference between the received data and the VCO clock is derived by sampling the in-phase and ...
Page 7
Clock Recovery and Data Retiming IC Input and Output Terminations The MAX3875’s digital outputs (SDO+, SDO-, SCLKO+, SCLKO-) are designed to interface with PECL signal levels important to bias these ports appropriately. A circuit that provides a Thevenin ...
Page 8
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. _____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 8 © ...