MAX1238EEE Maxim Integrated Products, MAX1238EEE Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
MAX1238EEE
Manufacturer Part Number
MAX1238EEE
Description
ADC (A/D Converters)
Manufacturer
Maxim Integrated Products
Datasheet
1.MAX1237EUA.pdf
(22 pages)
Specifications of MAX1238EEE
Number Of Adc Inputs
12
Architecture
SAR
Conversion Rate
94.4 KSPs
Resolution
12 bit
Interface Type
I2C
Voltage Reference
Internal 4.096 V
Supply Voltage (max)
5 V
Mounting Style
SMD/SMT
Package / Case
QSOP-16
Lead Free Status / Rohs Status
No
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX1238EEE
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX1238EEE+
Manufacturer:
Maxim
Quantity:
200
Part Number:
MAX1238EEE+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX1238EEE+T
Manufacturer:
FUJITSU
Quantity:
4 689
2.7V to 3.6V and 4.5V to 5.5V, Low-Power,
4-/12-Channel, 2-Wire Serial, 12-Bit ADCs
Table 2. Configuration Byte Format
Table 3. Channel Selection in Single-Ended Mode (SGL/DIF = 1)
1. For MAX1236/MAX1237, CS3 and CS2 are internally set to 0.
14
2. When SEL1 = 1, a single-ended read of AIN3/REF (MAX1236/MAX1237) or AIN11/REF (MAX1238/MAX1239) is ignored; scan
CS3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
stops at AIN2 or AIN10.
(MSB)
______________________________________________________________________________________
1
BIT 7
REG
BIT
7
6
5
4
3
2
1
0
CS2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
1
CS1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
SGL/DIF
SCAN1
SCAN1
SCAN0
NAME
BIT 6
REG
CS3
CS2
CS1
CS0
CS0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
AIN0
+
Register bit 1 = setup byte (see Table 1), 0 = configuration byte.
Scan select bits. Two bits select the scanning configuration (Table 5). Default to 00 at power-up.
Channel select bits. Four bits select which analog input channels are to be used for conversion
(Tables 3 and 4). Default to 0000 at power-up. For MAX1236/MAX1237, CS3 and CS2 are
internally set to 0.
1 = single-ended, 0 = differential (Tables 3 and 4). Default to 1 at power-up. See the Single-
Ended/Differential Input section.
SCAN0
BIT 5
AIN1
+
AIN2
+
BIT 4
AIN3
CS3
+
2
AIN4
+
AIN5
BIT 3
CS2
+
DESCRIPTION
RESERVED
RESERVED
RESERVED
RESERVED
AIN6
+
AIN7
BIT 2
+
CS1
AIN8
+
AIN9 AIN10 AIN11
+
BIT 1
CS0
+
+
SGL/DIF
(LSB)
BIT 0
2
GND
-
-
-
-
-
-
-
-
-
-
-
-