A43L4616AV-7F AMIC, A43L4616AV-7F Datasheet - Page 22
![58T1327](/photos/19/4/190481/ge54tsop05-40_sml.jpg)
A43L4616AV-7F
Manufacturer Part Number
A43L4616AV-7F
Description
58T1327
Manufacturer
AMIC
Datasheet
1.A43L4616AV-7F.pdf
(43 pages)
Specifications of A43L4616AV-7F
Memory Type
SDRAM
Memory Configuration
16M X 16
Access Time
5.4ns
Interface Type
LVTTL
Memory Case Style
TSOPII
No. Of Pins
54
Operating Temperature Range
0°C To +70°C
Frequency
143MHz
Rohs Compliant
Yes
12. About Burst Type Control
13. About Burst Length Control
PRELIMINARY
Random
Interrupt
Special
MODE
MODE
MODE
MODE
MODE
Basic
Basic
(Interrupted by Precharge)
Random column Access
(May, 2010, Version 0.4)
Sequential counting
Interleave counting
CAS
RAS Interrupt
t
CCD
Full Page
BRSW
= 1 CLK
Interrupt
1
2
4
8
At MRS A3=”0”. See the BURST SEQUENCE TABE.(BL=4,8)
BL=1,2,4,8 and Full Page
At MRS A3=” 1”. See the BURST SEQUENCE TABE.(BL=4,8)
BL=4,8 At BL=1,2 Interleave Counting = Sequential Counting
Every cycle Read/Write Command with random column address can realize
Random Column Access.
That is similar to Extended Data Out (EDO) Operation of convention DRAM.
At MRS A2,1,0 = “000”.
At auto precharge, tRAS should not be violated.
At MRS A2,1,0 = “001”.
At auto precharge, tRAS should not be violated.
At MRS A2,1,0 = “010”
At MRS A2,1,0 = “011”.
At MRS A2,1,0 = “111”
At MRS A9=”1”.
Read burst = 1,2,4,8, FP write Burst =1
At auto precharge of write, tRAS should not be violated.
Before the end of burst, Row precharge command of the same bank
Stops read/write burst with Row precharge.
t
During read/write burst with auto precharge, RAS interrupt cannot be issued.
Before the end of burst, new read/write stops read/write burst and starts new
read/write burst or block write.
During read/write burst with auto precharge,
RDL
=2 with DQM, valid DQ after burst stop is 1,2 for CL=2,3 respectively
21
CAS
AMIC Technology, Corp.
interrupt can not be issued.
A43L4616A