LFSC3GA25E-6FN900C Lattice, LFSC3GA25E-6FN900C Datasheet - Page 4
LFSC3GA25E-6FN900C
Manufacturer Part Number
LFSC3GA25E-6FN900C
Description
IC FPGA 25.4KLUTS 900FPBGA
Manufacturer
Lattice
Datasheet
1.LFSC3GA15E-5FN256C.pdf
(237 pages)
Specifications of LFSC3GA25E-6FN900C
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
*
Number Of I /o
*
Number Of Gates
*
Voltage - Supply
*
Mounting Type
*
Operating Temperature
*
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFSC3GA25E-6FN900C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 4 of 237
- Download datasheet (3Mb)
Lattice Semiconductor
The ispLEVER
ticeSC family of FPGA devices. Synthesis library support for LatticeSC is available for popular logic synthesis tools.
The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place
and route the design in the LatticeSC device. The ispLEVER tool extracts the timing from the routing and back-
annotates it into the design for timing verification.
Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeSC family.
By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design,
increasing their productivity.
Innovative high-performance FPGA architecture, high-speed SERDES with PCS support, sysMEM embedded
memory and high performance I/O are combined in the LatticeSC to provide excellent performance for today’s
leading edge systems designs. Table 1-3 details the performance of several common functions implemented within
the LatticeSC.
Table1-3. Speed Performance for Typical Functions
®
design tool from Lattice allows large complex designs to be efficiently implemented using the Lat-
32-bit Address Decoder
64-bit Address Decoder
32:1 Multiplexer
64-bit Adder (ripple)
32x8 Distributed Single Port (SP) RAM
64-bit Counter (up or down counter, non-loadable)
True Dual-Port 1024x18 bits
FIFO Port A: x36 bits, B: x9 bits
1. For additional information, see Typical Building BLock Function Performance table
2. Advance information (-7 speed grade).
in this data sheet.
Functions
1
1-3
Performance (MHz)
LatticeSC/M Family Data Sheet
539
517
779
353
768
369
372
375
2
Introduction
Related parts for LFSC3GA25E-6FN900C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Lattice Semiconductor Corp.
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 25.4K LUTs 378 3G SERDES 1.2V -7 Spd
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 25.4KLUTS 900FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 25.4KLUTS 900FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 25.4K LUTs 476 I/O SERDES 1.2V -7 Speed
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 25.4K LUTs 378 3G SERDES 1.2V -5 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 25.4K LUTs 476 I/O SERDES 1.2V -5 Speed
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 25.4K LUTs 378 3G SERDES 1.2V -7 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 25.4K LUTs 476 I/O SERDES 1.2V -6SP
Manufacturer:
Lattice