DS21554LB Maxim Integrated Products, DS21554LB Datasheet - Page 45

IC TXRX E1 1-CHIP 5V 100-LQFP

DS21554LB

Manufacturer Part Number
DS21554LB
Description
IC TXRX E1 1-CHIP 5V 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21554LB

Function
Single-Chip Transceiver
Interface
E1, HDLC, J1, T1
Number Of Circuits
1
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
Remote and AIS Alarm Detector / Generator
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21554LB
Manufacturer:
DALLAS
Quantity:
7 214
Part Number:
DS21554LB
Manufacturer:
DALLASSEM
Quantity:
423
Part Number:
DS21554LB
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21554LB+
Manufacturer:
Maxim
Quantity:
90
Part Number:
DS21554LB+
Manufacturer:
DALLAS
Quantity:
2
Part Number:
DS21554LB+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21554LBN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
6.1.
The CRC4 Sync Counter increments each time the 8ms CRC4 multiframe search times out. The counter
is cleared when the framer has successfully obtained synchronization at the CRC4 level. The counter can
also be cleared by disabling the CRC4 mode (CCR1.0 = 0). This counter is useful for determining the
amount of time the framer has been searching for synchronization at the CRC4 level. ITU G.706 suggests
that if synchronization at the CRC4 level cannot be obtained within 400ms, then the search should be
abandoned and proper action taken. The CRC4 Sync Counter will roll over.
SR1: STATUS REGISTER 1 (Address = 06 Hex)
SYMBOL
(MSB)
RSA1
RDMA
RSLIP
RUA1
RLOS
RSA1
RSA0
RRA
RCL
CRC4 Sync Counter
RDMA
POSITION
SR1.7
SR1.6
SR1.5
SR1.4
SR1.3
SR1.2
SR1.1
SR1.0
RSA0
Receive Signaling All Ones/Signaling Change. Set when the contents
of time slot 16 contain less than three zeros over 16 consecutive frames.
This alarm is not disabled in the CCS signaling mode. Both RSA1 and
RSA0 will be set if a change in signaling is detected.
Receive Distant MF Alarm. Set when bit 6 of time slot 16 in frame 0
has been set for two consecutive multiframes. This alarm is not disabled
in the CCS signaling mode.
Receive Signaling All Zeros/Signaling Change. Set when over a full
MF, time slot 16 contains all zeros. Both RSA1 and RSA0 will be set if a
change in signaling is detected.
Receive-Side Elastic Store Slip. Set when the elastic store has either
repeated or deleted a frame of data.
Receive Unframed All Ones. Set when an unframed all ones code is
received at RPOSI and RNEGI.
Receive Remote Alarm. Set when a remote alarm is received at RPOSI
and RNEGI.
Receive Carrier Loss. Set when 255 (or 2048 if CCR3.0 = 1)
consecutive zeros have been detected at RTIP and RRING. (Note: a
receiver carrier loss based on data received at RPOSI and RNEGI is
available in the HSR register)
Receive Loss of Sync. Set when the device is not synchronized to the
receive E1 stream.
RSLIP
45 of 124
NAME AND DESCRIPTION
RUA1
RRA
RCL
(LSB)
RLOS

Related parts for DS21554LB