ISD15116FYI Nuvoton Technology Corporation of America, ISD15116FYI Datasheet
ISD15116FYI
Specifications of ISD15116FYI
Available stocks
Related parts for ISD15116FYI
ISD15116FYI Summary of contents
Page 1
ISD15100 Series Multi-Message Record/Playback Devices with Digital Audio Interface ISD15100 SERIES Publication Release Date: July 1, 2010 - 1 - Revision 1.0 ...
Page 2
TABLE OF CONTENTS 1 GENERAL DESCRIPTION .............................................................................................................. 3 2 FEATURES ...................................................................................................................................... 3 3 BLOCK DIAGRAM ........................................................................................................................... 5 4 PINOUT CONFIGURATION ............................................................................................................ 7 5 PIN DESCRIPTION .......................................................................................................................... 8 6 ELECTRICAL CHARACTERISTICS .............................................................................................. 11 6 PERATING ONDITIONS 6 ...
Page 3
GENERAL DESCRIPTION 1 The ISD15100 series is a multi-message ChipCorder memory management, flash storage, and integrated analog/digital audio signal paths. The message management feature is designed to make message recording simple and address-free as well as make code development easier ...
Page 4
Differential µ-Law bits per sample PCM bits per sample Enhanced ADPCM bits per sample Variable-bit-rate optimized compression. This allows ...
Page 5
BLOCK DIAGRAM 3 Figure 3-1 ISD15100 Block Diagram, ANAIN Selected Publication Release Date: July 1, 2010 - 5 - ISD15100 SERIES Revision 1.0 ...
Page 6
Figure 3-2 ISD15100 Block Diagram, MICIN Selected Publication Release Date: July 1, 2010 - 6 - ISD15100 SERIES Revision 1.0 ...
Page 7
PINOUT CONFIGURATION S_SDI/GPIO7 2 I S_SCK/GPIO6 2 I S_WS/GPIO5 2 I S_SDO/GPIO4 V CCD V SSD V SSD V CCD VREG Figure 4-1 ISD15100 48-Lead LQFP Pin Configuration ...
Page 8
PIN DESCRIPTION 5 Pin Pin Name I/O Number S_SDI/ I GPIO7 S_SCK/ I/O GPIO6 S_WS/ I/O GPIO5 S_SDO/ O GPIO4 8 V ...
Page 9
Pin Pin Name I/O Number 18 SPK _PWM I SSD 20 SPK _PWM I CCD INTB O 26 RDY/BSYB O 27 RESET ...
Page 10
Pin Pin Name I/O Number GPIO0 I AUDOUT O 42 AUXOUT CCA SSA 45 ANAOUT/ O MIC- 46 ANAIN/ I MIC+ 47 AUXIN I 48 ...
Page 11
ELECTRICAL CHARACTERISTICS 6 PERATING ONDITIONS OPERATING CONDITIONS (INDUSTRIAL PACKAGED PARTS) CONDITIONS Operating temperature range (Case temperature) [1] Supply voltage ( [2] Ground voltage ( [1] Input voltage ( Voltage applied to ...
Page 12
AC P ARAMETERS 6.3.1 Internal Oscillator PARAMETER Internal Oscillator with internal reference Internal Oscillator with external [1] resistor Notes: [1] Characterization data shows that frequency deviation is +/- 5% across temperature and voltage ranges. 6.3.2 Inputs ANAIN & MICIN ...
Page 13
Outputs AUXOUT PARAMETER SINAD, AUXIN to AUXOUT SINAD, ANAIN to AUXOUT PSRR DC Bias Minimum Load Impedance Maximum Load Capacitance [1] Notes: Conditions V [2] 1 Vpp 1KHz signal applied at AUXIN/ANAIN with 0db Gain setting. [3] All measurements ...
Page 14
SPEAKER OUTPUTS PARAMETER SNR, AUXIN to SPK+/SPK- SNR, ANAIN to SPK+/SPK- Output Power THD, AUXIN to SPK+/SPK- Minimum Load Impedance [1] Notes: Conditions V [2] 1 Vpp 1KHz signal applied at AUXIN/ANAIN with 0db Gain setting. [3] All measurements are ...
Page 15
SYMBOL DESCRIPTION T Rise Time for All Digital Signals RISE T Fall Time for All Digital Signals FALL T SSB Falling Edge to 1 SSBS Time T Last SCLK Rising Edge to SSB Rising Edge Hold SSBH Time T SSB ...
Page 16
I S Timing IS_SCK T WSH T WSS IS_WS IS_SDI T SDOD IS_SDO SYMBOL DESCRIPTION T IS_SCK Cycle Time SCK T IS_SCK High Pulse Width SCKH T IS_SCK Low Pulse Width SCKL T Rise Time for All Digital ...
Page 17
APPLICATION DIAGRAM 7 The following applications example is for references only. It makes no representation or warranty that such applications shall be suitable for the use specified. Each design has to be optimized in its own system for the best ...
Page 18
PACKAGE SPECIFICATION 8 LQFP(7 7 1.4 EAD FOOTPRINT ISD15100 SERIES Publication Release Date: July 1, 2010 Revision 1.0 ...
Page 19
ORDERING INFORMATION 9 Duration 02: 2 minute* 04: 4 minute* 08: 8 minute* 16: 16 minute* 32: 32 minute* * Based on 8kHz/4bit ADPCM I151xx FYI Publication Release Date: July 1, 2010 - 19 - ISD15100 SERIES Lead-Free Package Type ...
Page 20
REVISION HISTORY 10 Version Date 0.71 May 28, 2008 0.75 Sep 10, 2008 0.80 Feb 10, 2009 0.82 Nov 20, 2009 1.0 July 1, 2010 ISD15100 SERIES Description Initial release. Reset pulse: 50ms. Add a 270-ohm resistor between XTALOUT and ...
Page 21
Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other ...