PT2259-S Princeton Technology Corp., PT2259-S Datasheet
![no-image](/images/manufacturer_photos/0/5/540/princeton_technology_corp__sml.jpg)
PT2259-S
Available stocks
Related parts for PT2259-S
PT2259-S Summary of contents
Page 1
... DESCRIPTION PT2259 is an 8-pin 2-channel volume controller which utilizes CMOS technology and incorporates the I interface control. The controller attenuation range -79dB, low noise output, a high degree of stereo separation and requires only a small number of external components. PT2259 is an essential component for modern audio visual systems. ...
Page 2
... ADD a protection diode on the input path RIN 10uF 10uF 1 LIN RIN ROUT 2 LOUT ROUT 7 10uF 10uF 3 VSS VDD SDA SCL 5 C5 0.1uF 100uF PT2259 MCU Use a regulated supply P T2259 VDD BAV99 VDD IN 2K 10uF VREF PT2259 VREG VDD 33K July, 2009 ...
Page 3
... Left Channel Input I (capacitor coupled to input port) Left Channel Output O (capacitor coupled to output port) - Ground Data Input Clock Input - Power Supply Right Channel Output O (capacitor coupled to input port) Right Input Channel I (capacitor coupled to output port) 3 PT2259 Top Code PT2259 PT2259-S Pin No July, 2009 ...
Page 4
... I C BUS INTERFACE In PT2259 the DATA and CLK make up the bus interface through which data is transmitted to and from the microprocessor. DATA VALIDITY Data on the DATA line is considered valid and stable only when the CLK signal is in the “high” state. In addition, the “ ...
Page 5
... If you do not wish the audio processor (PT2259) to detect the “acknowledge” signal, a simpler microprocessor transmission method can be used: after PT2259 has received a byte wait for one clock pulse and do not acknowledge it. If this approach is used, however, there is a greater chance for faulty operations to occur and noise immunity will be decreased ...
Page 6
... INTERFACE PROTOCOL The interface protocol consists of the following start condition 2. the PT2259 address byte followed by an “acknowledge” signal 3. a data sequence (n-bytes and an “acknowledge” signal stop condition Please refer to the following diagram: PT2259 Address MSB First Address START Notes: 1 ...
Page 7
... Left and right channel mute ON 7 LSB Function A0 2-channel, -1dB/step B0 2-channel, -10db/step A0 Left channel, -1db/step B0 Left channel, -10dB/step A0 Right channel, -1dB/step B0 Right channel, -10dB/step 0 Clear register C0 Mute select Attenuation (dB) 0/0 -1/-10 -2/-20 -3/-30 -4/-40 -5/-50 -6/-60 -7/-70 -8/ -9/ PT2259 July, 2009 ...
Page 8
... User must following I C code sequence describe in this section in order to ensure proper operation under various operation voltage. If any register doesn’t given an initial value, or code sequence is not following the instruction, the PT2259 is possible out of control. Please refer to the following instruction clear the volume register ...
Page 9
... Min. Typ 2 - 0.5 - 0.5 2.0 2.3 Vout=2Vrms - 0.07 Vout=200mVrms - 0.003 - 2 No-weighted 95 100 A-weighted 110 120 100 120 Min. Typ. Max. 3 0.8 PT2259 Max. Unit 2.5 Vrms 0.09 0.005 % 3 µVrms 103 dB 125 125 1.3 MHz - KΩ - Ω - KΩ Unit V V July, 2009 ...
Page 10
... PT2259 THD - FAST FOURIER TRANSFORM (FFT) ANALYSIS 1 (Conditions: Rload=10K, Volume Att=0dB, Vcc=9V, Output Level=1Vrms) +0 -20 -40 -60 dB -80 -100 -120 -140 -160 20 50 100 PT2259 THD - FAST FOURIER TRANSFORM (FFT) ANALYSIS 2 (Conditions: Rload=10K, Volume Att=0dB, Vcc=9V, Output Level=200mVrms ) +0 -20 -40 -60 dB -80 -100 ...
Page 11
... PT2259 NOISE FLOOR - FAST FOURIER TRANSFORM (FFT) ANALYSIS 3 (Conditions: Rload=10K, Volume Att=0dB, Vcc=9V, Vin=GND) +0 -20 -40 -60 dB -80 -100 -120 -140 -160 20 50 PT2259 THD VS. OUTPUT LEVEL (Conditions: Rload=10K, Volume Att=0dB, Vcc=9V, f=1KHz, A-weighted 0.1 0.01 0.001 V1.3 100 200 500 Hz 10m ...
Page 12
... PT2259 THD VS. FREQUENCY RESPONSE AT VARIOUS OUTPUT LEVELS (Conditions: Rload=10K, Volume Att=0dB, No-weighted 0.1 0.01 0.001 20 50 Note: from top to bottom: Vout = 2.5Vrms, 1Vrms = 200mVrms PT2259 INTERCHANNEL CROSSTALK (Conditions: Rload=10K, Volume Att=0dB) +0 -50 dB -100 -150 20 50 V1.3 100 200 500 Hz 100 200 ...
Page 13
... PACKAGING INFORMATION 8-PIN, DIP, 300 MIL Symbol Note: Refer to JEDEC MS-001 BA V1.3 Dimensions (MM) Min. Nom 0.50 - 3.10 3.30 0.38 - 0.21 - 2.54 BSC 9.10 9.20 7.62 7.87 6.25 6.35 2.92 3.30 13 PT2259 Max. 4.80 - 3.50 0.55 0.35 9.30 8.25 6.45 3.81 July, 2009 ...
Page 14
... Note: Refer to JEDEC MS-012 AA V1.3 Dimensions (MM) Min. Nom. 1.35 1.60 0.08 0.15 1.20 1.40 0.33 - 0.17 - 1.27 BSC 4.70 4.90 5.80 6.00 3.70 3.90 0.38 0.60 0° PT2259 Max. 1.77 0.28 1.65 0.51 0.26 5.10 6.20 4.10 1.27 8° July, 2009 ...
Page 15
... PTC cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a PTC product. No circuit patent licenses are implied. Princeton Technology Corp. 2F, 233-1, Baociao Road, Sindian, Taipei 23145, Taiwan Tel: 886-2-66296288 Fax: 886-2-29174598 http://www.princeton.com.tw V1.3 15 PT2259 July, 2009 ...