MT8816AP Zarlink Semiconductor, MT8816AP Datasheet
MT8816AP
Available stocks
Related parts for MT8816AP
MT8816AP Summary of contents
Page 1
... Copyright 1997-2005, Zarlink Semiconductor Inc. All Rights Reserved. ISO-CMOS MT8816AE MT8816AP MT8816APR MT8816AP1 MT8816APR1 44 Pin PLCC* MT8816AE1 Description The Zarlink MT8816 is fabricated in Zarlink’s ISO- CMOS technology providing low power dissipation and high reliability. The device contains array of crosspoint switches along with 128 line decoder and latch circuits ...
Page 2
... Y4 Analog (Input/Output): this is connected to the Y4 column of the switch array. 22, 23 24,25 AX1,AX2 X1 and X2 Address Lines (Inputs). MT8816 VDD Y2 DATA X14 Y0 X15 X10 X11 X12 Y7 X13 AY1 AY0 AX2 AX1 Y4 Figure 2 - Pin Connections Description 2 Zarlink Semiconductor Inc. Data Sheet X12 30 X13 PIN PLCC ...
Page 3
... DATA DATA (Input): a logic high input will turn on the selected switch and a logic low will turn off the selected switch. Active High Analog (Input/Output): this is connected to the Y2 column of the switch array Positive Power Supply. DD MT8816 Description 3 Zarlink Semiconductor Inc. Data Sheet ...
Page 4
... DATA input. DATA must be stable on the falling edge of STROBE in order for correct data to be written to the latch. MT8816 and V ) are provided for the MT8816 to enable switching of negative analog while the range for analog signals is from Zarlink Semiconductor Inc. Data Sheet ...
Page 5
... Sym. Min. Typ. Max 100 DD 0.4 1 ±1 ±500 I OFF V 0.8 2.0 3 0.1 10 LEAK 5 Zarlink Semiconductor Inc. Data Sheet Min. Max. Units -0.3 16.0 -0.3 V +0.3 DD -0 -0 ±15 -65 +150 0.6 Units Test Conditions ° =12 V unless otherwise stated. Units Test Conditions µ ...
Page 6
... Typ 120 185 215 -Voltages are with respect to V ‡ Sym. Min. Typ. Max 0 3dB THD 0.01 FDT -95 X -45 talk -90 -85 - Zarlink Semiconductor Inc. Data Sheet Units Test Conditions Max. Ω V Ω 0 Ω 225 See Appendix, Fig. A.2 Ω =12V / 0 See Appendix, Fig. A.2 ...
Page 7
... CSS t 10 CSH t 20 SPW t 40 RPW t 40 100 100 100 R See Fig. 3 for control and I/O timing details. 7 Zarlink Semiconductor Inc. Data Sheet = -7V, unless Test Conditions squarewave kΩ, R =10 kΩ See Appendix, Fig. A.6 pF f=1 MHz ¿ kΩ ¿ kΩ, C ...
Page 8
... CSS 50% CS RESET t SPW STROBE 50 ADDRESS 50% DATA 50 SWITCH* OFF * See Appendix, Fig. A.7 for switching waveform MT8816 t CSH 50% 50 Figure 3 - Control Memory Timing Diagram 8 Zarlink Semiconductor Inc. Data Sheet t RPW 50% 50% 50 ...
Page 9
... Table 1 - Address Decode Truth Table 9 Zarlink Semiconductor Inc. Data Sheet AY2 Connection* 0 X0-Y0 0 X1-Y0 0 X2-Y0 0 X3-Y0 0 X4-Y0 0 X5-Y0 0 X12-Y0 0 X13-Y0 0 X6-Y0 0 X7-Y0 0 X8-Y0 0 X9-Y0 0 X10-Y0 0 X11-Y0 0 X14-Y0 0 X15-Y0 0 X0-Y1 ↓ ...
Page 10
...
Page 11
...
Page 12
... For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use ...