MC10133L Motorola, MC10133L Datasheet

no-image

MC10133L

Manufacturer Part Number
MC10133L
Description
Quad latch
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC10133L
Manufacturer:
MOTOROLA
Quantity:
5
Part Number:
MC10133L
Manufacturer:
TDK
Quantity:
80
Part Number:
MC10133L
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC10133L
Manufacturer:
MOT
Quantity:
304
Part Number:
MC10133L
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Quad Latch
bistable latch circuits with D type inputs and gated Q outputs, allowing direct
wiring to a bus. When the clock is high, outputs will follow D inputs. Information
is latched on the negative going transition of the clock.
be clocked at one time with the common clock (C C ), or each half may be
clocked separately with its clock enable (CE).
9/96
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Motorola, Inc. 1996
The MC10133 is a high speed, low power, quad latch consisting of four
The outputs are gated when the output enable (G) is low. All four latches may
D0
G0
D1
CE
C C
CE
D2
G1
D3
C = C C + CE
G
H
L
L
L
13
12
10
14
TRUTH TABLE
3
5
7
4
9
C
X
H
H
L
t r , t f = 2.0 ns typ (20%–80%)
P D = 310 mW typ/pkg (No Load)
t pd = 4.0 ns typ
D
X
X
H
L
Q n+1
Q n
H
L
L
LOGIC DIAGRAM
Q0
Q1
Q2
Q3
3–13
V CC2 = PIN 16
V CC1 = PIN 1
V EE = PIN 8
2
6
11 Q2
15 Q3
Q0
Q1
REV 6
V CC1
V EE
Q0
CE
G0
Q1
D 0
D1
MC10133
PIN ASSIGNMENT
2
3
4
5
6
7
8
1
DIP
CERAMIC PACKAGE
PLASTIC PACKAGE
CASE 620–10
CASE 648–08
L SUFFIX
P SUFFIX
16
15
14
13
12
11
10
9
V CC2
Q3
D3
C C
CE
Q2
G1
D2

Related parts for MC10133L

MC10133L Summary of contents

Page 1

... 310 mW typ/pkg (No Load 4.0 ns typ 2.0 ns typ (20%–80%) LOGIC DIAGRAM TRUTH TABLE n 9/96 Motorola, Inc. 1996 CC1 = PIN 1 V CC2 = PIN PIN 8 3–13 MC10133 L SUFFIX CERAMIC PACKAGE CASE 620–10 P SUFFIX PLASTIC PACKAGE CASE 648–08 DIP PIN ASSIGNMENT V CC1 V CC2 ...

Page 2

... Output level to be measured after a clock pulse has been applied to the clock input (Pin 4) ] Data input at proper high/low level while clock pulse is high so that device latches ar proper high/low level for test. Levels are measured after device has latched. * Latch set to zero state before test. MOTOROLA Test Limits Pi Pin –30 C ...

Page 3

... Pin TEST VOLTAGE APPLIED TO PINS LISTED BELOW Under Under Test V IHmax V ILmin V IHAmin inL +1.11V Pulse 2– 3–15 MC10133 V ILAmax V EE –1.205 –1.500 –5.2 –1.105 –1.475 –5.2 –1.035 –1.440 –5 Gnd V ILAmax Pulse Out –3 IHmax V ILmin MOTOROLA ...

Page 4

... Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “ ...

Related keywords