CXA2094Q Sony, CXA2094Q Datasheet
![no-image](/images/manufacturer_photos/0/6/619/sony_sml.jpg)
CXA2094Q
Specifications of CXA2094Q
Available stocks
Related parts for CXA2094Q
CXA2094Q Summary of contents
Page 1
... US Audio Multiplexing Decoder Description The CXA2094Q designed as a decoder for the Zenith TV Multi-channel System and also 2 corresponds with I C BUS. Functions include stereo demodulation, SAP (Separate Audio Program) demodulation, dbx noise reduction. Various kinds of filters are built in while adjustment and mode control ...
Page 2
... CXA2094Q ...
Page 3
... V CC 10k V CC 147 3 53k 147 4 1k 200µ – 3 – (Ta = 25°C, V Description 2.1V Serial clock input pin. V > 3. < 1.5V IL Digital block GND. Input the ( signal from MAINOUT (Pin 4). 15k ( signal output pin. — — — CXA2094Q = 9V) CC ...
Page 4
... V CC 24k 24k 14k 147 12 34k 4V 24k 13 – 4 – CXA2094Q Description Stereo block PLL loop filter integrating pin. — Pilot cancel circuit loop filter integrating pin. (Connect a 1µF capacitor between this pin and GND.) Audio multiplexing signal input pin. — ...
Page 5
... GND.) — Analog block GND. Set the time constant for the SAP carrier detection circuit. (Connect a 4.7µF capacitor 4k between this pin and GND.) 50µ — Supply voltage pin. — CXA2094Q ...
Page 6
... Input the (L-R) signal from SUBOUT (Pin 22). 147 27 Input the (SAP) signal from SAPOUT (Pin 25). Vcc 3.3k Set the time constant for the noise detection circuit. 4k (Connect a 4.7µF capacitor between this pin and GND.) 4V Vcc SAP FM detector output pin. 25 CXA2094Q ...
Page 7
... GND.) 4k 50µ Vcc Determine the restoration time constant of the variable de-emphasis control effective value detection circuit. 33 (The specified restoration time constant can be obtained by connecting a 3.3µF capacitor between this pin and GND.) CXA2094Q ...
Page 8
... CXA2094Q Description Variable de-emphasis output pin. (Connect a 4.7µF non-polar capacitor between Pins 34 and 35.) VCA input pin. Input the variable de-emphasis output signal from Pin 34 via a coupling capacitor. ...
Page 9
... Right channel external input 1 pin. Left channel external input 1 pin. Right channel external input 2 pin. Left channel external input 2 pin. Optional output pin. From this pin monaural or additional SAP is output. TVOUT right channel output pin. TVOUT left channel output pin. — CXA2094Q ...
Page 10
... Pin Pin Symbol No. voltage 48 SDA — 7.5k Equivalent circuit V CC 7.5k 35µ 4. – 10 – CXA2094Q Description 2.1V Serial data I/O pin. V > 3. < 1.5V IL ...
Page 11
... CXA2094Q ...
Page 12
... CXA2094Q ...
Page 13
... CXA2094Q ...
Page 14
... CXA2094Q ...
Page 15
... TVOUT-R output to the minimum. 4) The adjustments in 2 and 3 above are performed to optimize the separation. 5) “WIDEBAND” Adjustment range: ±30% Adjustment bits: 6 bits Adjust this through Tuner and IF when this IC is mounted on the set. “SPECTRAL” Adjustment range: ±15% Adjustment bits: 6 bits – 15 – CXA2094Q ...
Page 16
... DET LPF RMS DET Fig 3. dbx-TV block – 16 – 15 SAP dbx-TV NR TELEMETRY FM 10kHz FM 3kHz 50 – 10kHz 6. 15.734kHz H (MAIN IN) 3 4.7µ MATRIX dbx-TV BLOCK 27 MODE CONTROL LPF (SOUT) (ESAPIN 4.7µ VCA MATRIX 4.7µ CXA2094Q 3 f (Lch) to (Rch) TVSW (TVOUT-S) 40 ...
Page 17
... TVSW 46 41 (TVOUT-R) (AUX1-R) (Lch) (Rch) from MATRIX Fig. 4. Switch block as a carrier as shown in the Fig. 1. First, the SAP signal only is H carrier amplitude. NOISE discrimination is performed by detecting the H – 17 – CXA2094Q ...
Page 18
... VCA which adjusts the input signal level to the standard level of this IC. “Bias” supplies the reference voltage and reference current to the other blocks. The current flowing to the resistor connecting IREF (Pin 15) with GND become the reference current. – 18 – CXA2094Q ...
Page 19
... BIT4 TEST-DA TEST1 TVSW EXT INSW SMD STA4 STA5 STA6 BIT4 BIT3 BIT2 NOISE — — – 19 – BIT3 BIT2 BIT1 ATT (4) SPECTRAL (6) WIDEBAND (6) NRSW FOMO SAPC ATTSW FST FEXT1 STA7 STA8 BIT1 BIT0 — — CXA2094Q BIT0 M1 FEXT2 : Don't Care ...
Page 20
... Selection of SAP mode mode according to the — presence of SAP broadcasting POWER ON RESET detection; Stereo discrimination of the COMPIN input signal; SAP discrimination of the COMPIN input signal; Noise level discrimination of the SAP signal; – 20 – Contents Contents 1: RESET 1: Stereo 1: SAP 1: Noise CXA2094Q ...
Page 21
... In addition, the following outputs are present at Pins 47 and 46. TVOUT-L (Pin 47): SAP BPF OUT TVOUT-R (Pin 46): NR BPF OUT FST (1): Select forced STEREO mode 0 = Normal mode 1 = Forced stereo mode NRSW (1): Select stereo mode or SAP mode 0 = Stereo mode 1 = SAP mode – 21 – CXA2094Q ...
Page 22
... Normal mode 1 = MVCA is passed INSW (1): Select standard input level of COMPIN (Pin 12 245mVrms 1 = 100mVrms SAPC (1): Select the SAP signal output mode When there is no SAP signal, the conditions for selecting SAP output are selected by SAPC output is selected 1 = SAP output is selected – 22 – CXA2094Q ...
Page 23
... Regardless of the presence of SAP discrimination, dbx input: “SAP” left channel: SAP, right channel: SAP However, when there is no SAP, SAPOUT output is soft muted (–7dB) “Forced MONO” “MUTE” “TV mode/external input mode selection” – 23 – CXA2094Q SAPC = 1 ...
Page 24
... CXA2094Q Output dbx input SAPC Lch Rch 1 MUTE SAP SAP SAP 1 SAP SAP 1 MUTE (SAP) (SAP) (SAP) 1 (SAP (SAP – MUTE – MUTE SAP SAP SAP 1 SAP SAP 1 (SAP) (SAP) (SAP) 1 (SAP (SAP) 1 MUTE MUTE SAP SAP SAP 1 SAP ...
Page 25
... CXA2094Q Output dbx input SAPC Lch Rch 0 MUTE MUTE MUTE (SAP) (SAP) (SAP) 0 (SAP (SAP – MUTE – MUTE – MUTE (SAP) (SAP) (SAP) 0 (SAP (SAP) 0 MUTE MUTE SAP SAP SAP 0 SAP SAP 0 MUTE MUTE (SAP) (SAP) (SAP) 0 (SAP) ...
Page 26
... STA 4.0 — — 4.7 — — 4.0 — — : STA 4.7 — — : DAT 0 — — : DAT 250 — — — — 1 — 300 — — — : STO 4.7 CXA2094Q Unit V µ kHz µs ns µs ns µs ...
Page 27
... C signals, SDA (Serial DATA) and SCL (Serial CLOCK) signals. SDA is a bidirectional signal. • Accordingly there are 3 values outputs and HIZ • transfer begins with Start Condition and ends with Stop Condition. Start Condition S SDA SCL HIGH t : DAT t : DAT HIZ L – 27 – CXA2094Q t : STA STA t : STO Stop Condition P ...
Page 28
... DATA ACK 2 C controller) H during Read ACK MSB DATA – 28 – L during Write MSB LSB HIZ ACK Sub Address DATA ( Data can be transferred in 8-bit units to be set as required. Sub address is incremented automatically. HIZ DATA ACK LSB ACK CXA2094Q HIZ 8 9 ACK P ...
Page 29
... Measurement point: TVOUT-L/R 1.0 Standard level (100%) –10 0 Input level [dB] Input level vs. Distortion characteristics 2 (Stereo) Input signal: Stereo L = – 9V, 30kHz using LPF, ST mode CC Measurement point: TVOUT-L/R 1.0 10 –10 10 – 29 – CXA2094Q (dbx-TVNR ON), 1kHz 0dB = 100% modulation level Standard level (100 Input level [dB] ...
Page 30
... Frequency [kHz] Main LPF and Sub LPF frequency characteristics –10 –20 –30 –40 –50 1 100 Additional SAP frequency characteristics 100 90 500 80 100% modulation 70 60 30% modulation 100 50 10% modulation modulation 10 6. 0.1 100 120 – 30 – CXA2094Q 100 Frequency [kHz] 1.0 10 Frequency [kHz] ...
Page 31
... M PACKAGE STRUCTURE PACKAGE MATERIAL LEAD TREATMENT QFP-48P-L04 LEAD MATERIAL QFP048-P-1212-B PACKAGE WEIGHT – 31 – + 0.1 0.15 – 0.05 0.15 + 0.2 0.1 – 0.1 + 0.35 2.2 – 0.15 EPOXY RESIN SOLDER / PALLADIUM PLATING COPPER / 42 ALLOY 0.7g CXA2094Q ...