CXA2089Q Sony, CXA2089Q Datasheet
CXA2089Q
Specifications of CXA2089Q
Available stocks
Related parts for CXA2089Q
CXA2089Q Summary of contents
Page 1
... S2-Compatible 5-Input 2-Output Audio/Video Switch Description The CXA2089Q 5-input, 2-output audio/video 2 switch featuring I C bus compatibility for TVs. This IC has input pins that are compatible with S2 protocol. Features • 3 inputs that are compatible with S2 protocol 2 • Serial control with I C bus • ...
Page 2
... Audio system is attenuated by 6dB for 6kΩ resistor input, and a total gain is 0dB (LOUT1 and ROUT1 can be changed to –6dB). 6dB 6dB 6dB 6dB 6dB 6dB BIAS Logic 6dB 0dB 6dB 0dB 6dB 6dB – 2 – CXA2089Q/S 40 VOUT1 36 YIN1 43 YOUT1 42 TRAP1 45 COUT1 38 CIN1 33 VOUT2 31 ...
Page 3
... Audio system is attenuated by 6dB for 6kΩ resistor input, and a total gain is 0dB (LOUT1 and ROUT1 can be changed to –6dB). 6dB 6dB 6dB 6dB 6dB 6dB BIAS Logic 6dB 0dB 6dB 0dB 6dB 6dB – 3 – CXA2089Q/S 46 VOUT1 42 YIN1 1 YOUT1 48 TRAP1 3 COUT1 44 CIN1 VOUT2 39 37 ...
Page 4
... Pin Configuration CXA2089Q BIAS 37 CIN1 38 LOUT1 39 VOUT1 40 ROUT1 41 TRAP1 42 YOUT1 43 GND 44 COUT1 45 LTV RTV 48 CXA2089S – 4 – RV4 LV4 21 S RV3 LV3 S CXA2089Q/S ...
Page 5
... CC 250 V CC 30k 40 27k 23.5k 33 – 5 – CXA2089Q/S Description Video signal inputs. Input composite video signals. Y/C separation signal inputs. Input luminance signals. The YIN1 pin inputs the signal obtained by Y/C separating the VOUT1 pin output. Y/C separation signal inputs. Input chrominance signals. ...
Page 6
... V CC 147 72k 25 28k – 6 – CXA2089Q/S Description Video signal outputs. Output luminance signals. Video signal outputs. Output chrominance signals. Audio signal outputs 50Ω (within DC ± 2mA) Detects the S2-compatible DC superimposed onto the C signal. 4:3 video signal at 1.3V or less 4:3 letter-box signal at 1 ...
Page 7
... Q1 28 28k V CC 100 147 72k 35 28k 20k 147 37 20k – 7 – CXA2089Q/S Description bus signal input V max = 1. min = 3. bus signal input V max = 1. min = 3. max = 0.4V OL Outputs the S2-compatible DC superimposed onto the COUT2 output. The DC is superimposed by connecting this pin to the COUT2 output via a capacitor ...
Page 8
... Vcc Offset voltage between input and output When 400Hz HPF+ 30kHz LPF are inserted f=1kHz, 1Vrms input When 400Hz HPF + 30kHz LPF are inserted – 8 – CXA2089Q/S (Ta = 25° 9V) CC Min. Typ. Max. Unit 30 45 ...
Page 9
... HD;DAT Minimum data t SU;DAT preparation time t Rise time R t Fall time F Minimum waiting time t SU;STO for stop preparation Conditions With SDA 3mA current supplied 0.4V IL – 9 – CXA2089Q/S Min. Typ. Max. Unit 3.0 — 5 — 1 — 0 — 10 µA 0 — 10 µA 0 — ...
Page 10
... CXA2089Q/S ...
Page 11
... CXA2089Q/S ...
Page 12
... CXA2089Q/S ...
Page 13
... CXA2089Q/S ...
Page 14
... CXA2089Q/S ...
Page 15
... CXA2089Q/S ...
Page 16
... CXA2089Q/S ...
Page 17
... CXA2089Q/S ...
Page 18
... CXA2089Q/S ...
Page 19
... CXA2089Q/S ...
Page 20
... S Description of Operation 2 The CXA2089Q bus-compatible AV switch IC. The video system and the stereo audio system both have 5 inputs and 2 outputs each the 5 video system inputs support S2 and S protocols. The desired inputs can be independently assigned to each output (in the audio system, the left and right channels are processed as one unit and audio system output 2 ...
Page 21
... Control Registers The CXA2089Q/S control is exercised by writing 2-byte data into the two 8-bit control registers which control the output selector circuits for the 2 outputs Slave address S: Start condition A: Acknowledge P: Stop condition Control register structure (DATA1 and DATA2) • All registers are set to "0" during IC power on. ...
Page 22
... When communication terminated in the status register reading mode, the no-acknowledge signal is needed to assure that the master does not issue the acknowledge signal to the slave possible to read only DATA1 of the status register by sending the no-acknowledge signal after DATA1. DATA1 A DATA2 DATA1 NA P – 22 – CXA2089Q ...
Page 23
... However, when the S-1 to S-3 pins are open, the outputs are fixed to "3". S2-1 to S2-3 pin DC voltage 1.3V or less 1.3V or more to 2.5V or less 2.5V or more S-1 to S-3 OPEN 4) Power-on Reset The CXA2089Q/S has an internal power-on reset function that sets each control register to "0" during IC power ON. The power-on reset V has hysteresis. TH Power-on reset released ...
Page 24
... CXA2089Q/S ...
Page 25
... CXA2089Q/S ...
Page 26
... HPF, 80kHz LPF 1 LOUT1 output (0dB gain) LOUT2 output Input amplitude [Vrms] – 26 – Audio system frequency response characteristics 2 L/RTV, L/R1 to L/R4 LOUT1 (0dB) L/RTV, L/R1 to L/R4 LOUT2 0 –2 –4 L/RTV, L/R1 to L/R4 LOUT1 (–6dB) –6 –8 1k 10k 100k Frequency [Hz CXA2089Q/S 1M ...
Page 27
... QFP (PLASTIC 0.15 0.3 – 0.1 ± 0.12 M PACKAGE STRUCTURE PACKAGE MATERIAL LEAD TREATMENT LEAD MATERIAL PACKAGE WEIGHT – 27 – + 0.1 0.15 – 0.05 0.15 + 0.2 0.1 – 0.1 + 0.35 2.2 – 0.15 EPOXY RESIN SOLDER / PALLADIUM PLATING COPPER / 42 ALLOY 0.7g CXA2089Q/S ...
Page 28
... SONY CODE SDIP-48P-02 EIAJ CODE SDIP048-P-0600 JEDEC CODE 25 24 1.778 PACKAGE STRUCTURE PACKAGE MATERIAL LEAD TREATMENT LEAD MATERIAL PACKAGE MASS – 28 – CXA2089Q/S 0° to 15° EPOXY RESIN SOLDER/PALLADIUM PLATING 42/COPPER ALLOY 5.1g ...