SAA4992H Philips Semiconductors, SAA4992H Datasheet
SAA4992H
Available stocks
Related parts for SAA4992H
SAA4992H Summary of contents
Page 1
... DATA SHEET SAA4992H Field and line rate converter with noise reduction Product specification Supersedes data of 2000 Feb 04 File under Integrated Circuits, IC02 INTEGRATED CIRCUITS 2000 May 19 ...
Page 2
... PACKAGE OUTLINE 13 SOLDERING 13.1 Introduction to soldering surface mount packages 13.2 Reflow soldering 13.3 Wave soldering 13.4 Manual soldering 13.5 Suitability of surface mount IC packages for wave and reflow soldering methods 14 DATA SHEET STATUS 15 DEFINITIONS 16 DISCLAIMERS 2000 May 19 2 Product specification SAA4992H ...
Page 3
... It can be configured to emulate the SAA4990H as well as the SAA4991WP. For demonstration purposes a split screen mode to show the Dynamic Noise Reduction (DNR) function and a colour vector overlay is available. The SAA4992H supports a Boundary Scan Test (BST) circuit in accordance with IEEE 1149. PARAMETER PACKAGE DESCRIPTION plastic quad fl ...
Page 4
... COMPRESS DECOMPRESS MUX MUX DE-INTERLACER vectors VERTICAL MPR PEAKING RIGHT SPM TPM ESM MOTION ESTIMATOR vectors UPCONVERSION Fig.1 Block diagram of the luminance part. YE0 to YE7 122 to 129 SEQUENCER SAA4992H YF7 to YF0 VERTICAL ZOOM YG7 to YG0 MHB645 ...
Page 5
... The solid lines represent pixel data; the broken lines represent controls. FIELD MEMORY 2 FIELD MEMORY 3 UVB3 to UVB0 UVC0 to UVC3 UVD3 to UVD0 147 to 150 107 to 110 COMPRESS/ DECOMPRESS/ FORMAT REFORMAT DNR SAA4992H vectors MPR MPR LEFT RIGHT UPCONVERSION VERTICAL ZOOM Fig.2 Block diagram of the chrominance part. UVE0 to UVE3 130 to 133 UVF7 to YVF0 ...
Page 6
... TCK 35 input boundary scan test: clock input signal; if not used it has to be connected to V pull-up resistor; note 3 2000 May 19 (1)(2) DESCRIPTION via pull-up resistor; note 3 DDI 6 Product specification SAA4992H via DDI via DDI via DDI via DDI ...
Page 7
... F chrominance output bit 6 UVF5 72 output bus F chrominance output bit 5 UVF4 73 output bus F chrominance output bit 4 UVF3 74 output bus F chrominance output bit 3 UVF2 75 output bus F chrominance output bit 2 UVF1 76 output bus F chrominance output bit 1 2000 May 19 (1)(2) DESCRIPTION 7 Product specification SAA4992H ...
Page 8
... D luminance output to field memory 3 bit 5 YD4 115 output bus D luminance output to field memory 3 bit 4 YD3 116 output bus D luminance output to field memory 3 bit 3 YD2 117 output bus D luminance output to field memory 3 bit 2 2000 May 19 (1)(2) DESCRIPTION 8 Product specification SAA4992H ...
Page 9
... B luminance output to field memory 2 bit 5 YB4 155 output bus B luminance output to field memory 2 bit 4 YB3 156 output bus B luminance output to field memory 2 bit 3 YB2 157 output bus B luminance output to field memory 2 bit 2 2000 May 19 (1)(2) DESCRIPTION 9 Product specification SAA4992H ...
Page 10
... Because of the noisy characteristic of the output pad supply it is recommended not to connect the core supply and the output pad supply directly at the device. The output pad supply should be buffered as close as possible to the device. 3. The external pull-up resistor should 2000 May 19 (1)(2) DESCRIPTION 10 Product specification SAA4992H ...
Page 11
... TDI TDO 34 35 TCK V SSE 36 37 UVA0 UVA1 38 39 UVA2 UVA3 40 2000 May 19 SAA4992H Fig.3 Pin configuration. 11 Product specification SAA4992H V SSE 120 119 YD0 118 YD1 117 YD2 116 YD3 115 YD4 114 YD5 V DDE 113 112 YD6 111 YD7 ...
Page 12
... SNERT bus) into parallel data to be written into the SAA4992Hs write registers and parallel data from SAA4992Hs read registers into serial data to be sent to the microprocessor. The SNERT bus consists of 3 signals: 1. SNCL: used as serial clock signal, generated by the master 2 ...
Page 13
... WE_B, RE_C, UVB, WE_D RE_W UVD 160 63 160 cycles cycles cycles fal_top COL SNE LSE Fig.4 Block diagram of fal_top. 13 Product specification SAA4992H UVC, YB, YC, UVE 160 63 cycles cycles cycles YDP UVF, UVG 148 cycles RE_F 0 cycles YF, YG KER ...
Page 14
Acrobat reader. white to force landscape pages to be ... 8 CONTROL REGISTER DESCRIPTION SNERT READ/ NAME ADDRESS (1) WRITE HEX DNR/peaking/colour Kstep10 010 ...
Page 15
Acrobat reader. white to force landscape pages to be ... SNERT READ/ NAME ADDRESS (1) WRITE HEX DNR_Colour_mode 017 write; S ColourIn ColourOut NrofFMs ...
Page 16
... KlfOfs determines the bias of the transfer curve for the original input line, such that coefficient = KlfOfs + F(Diff), where the function F is calculated in the SAA4992H. The bias can take a value in the range (0 to 15), representing decreasing filter strength limitation of recursion factor in calculation of interpolated line positions 16) ...
Page 17
Acrobat reader. white to force landscape pages to be ... SNERT READ/ NAME ADDRESS (1) WRITE HEX Proscan4 01F write; F PlfThr ProDiv UseVec ...
Page 18
Acrobat reader. white to force landscape pages to be ... SNERT READ/ NAME ADDRESS (1) WRITE HEX WEbdREceShift 024 write; S WEbdShift REceShift POR ...
Page 19
Acrobat reader. white to force landscape pages to be ... SNERT READ/ NAME ADDRESS (1) WRITE HEX Control2 027 write; F QQcurr QQprev FldStat ...
Page 20
Acrobat reader. white to force landscape pages to be ... SNERT READ/ NAME ADDRESS (1) WRITE HEX Control3 028 write; F OddLeft OrigFmEnY IntpFmEnY ...
Page 21
Acrobat reader. white to force landscape pages to be ... SNERT READ/ NAME ADDRESS (1) WRITE HEX Upconv3 02B write; S MelzLfbm Melzmemc MelDeint ...
Page 22
... MotShiFac at value 16 gives the largest natural vector range (twice as large as with value 0 or 32). Going above the range with MotShiFac 16 is dealt with in SAA4992H by shifting towards 16, but for the horizontal and vertical component separately (consequence is that vector candidates tend to rotate towards the diagonal directions). ...
Page 23
Acrobat reader. white to force landscape pages to be ... SNERT READ/ NAME ADDRESS (1) WRITE HEX Motest4 02F write; S PenRng CndSet ErrThr ...
Page 24
Acrobat reader. white to force landscape pages to be ... SNERT READ/ NAME ADDRESS (1) WRITE HEX Candidate4 093 write; S Candidat4 Update4 Penalty4 ...
Page 25
Acrobat reader. white to force landscape pages to be ... SNERT READ/ NAME ADDRESS (1) WRITE HEX PZpositionLeftUppY 099 write; S PZpositionRightLowX 09A write; ...
Page 26
... If this is not done, a deadlock will occur with too few lines processed correctly by the motion estimator pan-zoom vector 0 (8-bit X value) 0 SAA4992H identification: fixed bit, reading this bit as zero means SAA4992H is present pan-zoom vector 0 (7-bit Y value pan-zoom vector 1 (8-bit X value) X read out of confi ...
Page 27
... Selectable items are marked bold. 3. Almost all of the R(ead) and W(rite) registers of SAA4992H are double buffered. The Write registers are latched by a signal called New_field. New_field gets set, when RE_f rises after RSTR (New_field is effectively at the start of active video). The Read registers are latched by a signal called Reg_upd ...
Page 28
... Inputs; note 2; see Fig.5 t input set-up time su(i) t input hold time h(i) 2000 May 19 PARAMETER 0.5 0 PARAMETER CONDITIONS PARAMETER CONDITIONS 0.5 < Product specification SAA4992H MIN. MAX. +3.6 V 600 mA 2.0 mA +3.6 V +150 125 VALUE 27 2.9 MIN. TYP. 3.0 3.3 3.6 ...
Page 29
... Notes 1. Timing characteristics are measured with C 2. All inputs except SNERT, CLK32 and BST. 2000 May 19 PARAMETER CONDITIONS = Product specification SAA4992H MIN. TYP. MAX 500 200 0 330 210 ...
Page 30
... Fig.5 Data input/output timing diagram. t su(i)(BST) t h(i)(BST) t h(o)(BST) t d(o)(BST) Fig.6 Boundary scan test interface timing diagram. 30 Product specification SAA4992H t r 90% 1.5 V 10% MHB175 T cy(BST) MHB649 ...
Page 31
... SNDA a0 a1 driven by master SNDA driven by SAA4992H SNCL t su(i)(SNCL) write sequence: SNDA read sequence: SNDA driven by master SNDA driven by SAA4992H 2000 May 50% t h(i)(SNCL Fig.7 SNERT interface timing diagram 50% 50 o(en d(o) t d(o) Product specification SAA4992H MHB650 ...
Page 32
... Y21 Y31 Y20 Y30 U03 U01 U02 U00 V03 V01 V02 V00 Product specification SAA4992H DPCM FORMAT FORMAT Y07 Y17 Y07 Y06 Y16 Y06 Y05 Y15 Y05 Y04 Y14 Y04 Y03 Y13 Y03 Y02 Y12 Y02 Y01 Y11 Y01 Y00 ...
Page 33
... May scale (1) ( 0.38 0.23 28.1 28.1 31.45 0.65 0.22 0.13 27.9 27.9 30.95 REFERENCES JEDEC EIAJ MS-022 detail 31.45 1.03 0.13 0.1 1.6 0.3 30.95 0.73 EUROPEAN PROJECTION Product specification SAA4992H SOT322 (1) ( 1.5 1 1.1 1.1 0 ISSUE DATE 99-11-03 00-01-19 ...
Page 34
... Use a low voltage ( less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds 300 C. When using a dedicated tool, all other leads can be soldered in one operation within seconds between 270 and 320 C. 34 Product specification SAA4992H ...
Page 35
... Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm. 2000 May 19 SOLDERING METHOD WAVE not suitable (2) not suitable suitable (3)(4) not recommended (5) not recommended 35 Product specification SAA4992H (1) REFLOW suitable suitable suitable suitable suitable ...
Page 36
... Product specification SAA4992H (1) These products are not Philips Semiconductors ...
Page 37
... Philips Semiconductors Field and line rate converter with noise reduction 2000 May 19 NOTES 37 Product specification SAA4992H ...
Page 38
... Philips Semiconductors Field and line rate converter with noise reduction 2000 May 19 NOTES 38 Product specification SAA4992H ...
Page 39
... Philips Semiconductors Field and line rate converter with noise reduction 2000 May 19 NOTES 39 Product specification SAA4992H ...
Page 40
... Tel. +46 8 5985 2000, Fax. +46 8 5985 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263 Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel ...