IDT7006 Integrated Device Technology, Inc., IDT7006 Datasheet

no-image

IDT7006

Manufacturer Part Number
IDT7006
Description
x8 Dual-Port SRAM
Manufacturer
Integrated Device Technology, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT7006L
Manufacturer:
IDT
Quantity:
2
Part Number:
IDT7006L100F
Manufacturer:
IDT
Quantity:
200
Part Number:
IDT7006L100FB
Manufacturer:
IDT
Quantity:
200
Part Number:
IDT7006L100G
Manufacturer:
IDT
Quantity:
509
Part Number:
IDT7006L100GB
Manufacturer:
IDT
Quantity:
509
Part Number:
IDT7006L100J
Manufacturer:
IDT
Quantity:
559
FEATURES:
• True Dual-Ported memory cells which allow simulta-
• High-speed access
• Low-power operation
• IDT7006 easily expands data bus width to 16 bits or
• M/
• Busy and Interrupt Flags
FUNCTIONAL BLOCK DIAGRAM
NOTES:
1. (MASTER):
2.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1996 Integrated Device Technology, Inc.
Integrated Device Technology, Inc.
neous access of the same memory location
— Military: 20/25/35/55/70ns (max.)
— Commercial: 15/17/20/25/35/55ns (max.)
— IDT7006S
— IDT7006L
more using the Master/Slave select when cascading
more than one device
M/
BUSY
output;
(SLAVE):
BUSY
BUSY
and
outputs are
non-tri-stated
push-pull.
S
S
Active: 750mW (typ.)
Standby: 5mW (typ.)
Active: 750mW (typ.)
Standby: 1mW (typ.)
INT
= H for
= L for
is
is input.
outputs
I/O
BUSY
BUSY
BUSY
0L
- I/O
SEM
INT
R/
CE
A
OE
L
(1,2)
A
W
13L
0L
L
7L
(2)
input on Slave
L
L
L
L
output flag on Master,
For latest information contact IDT’s web site at www.idt.com or fax-on-demand at 408-492-8391.
Decoder
Address
R/
OE
CE
W
HIGH-SPEED
16K x 8 DUAL-PORT
STATIC RAM
L
L
L
14
Control
I/O
ARBITRATION
SEMAPHORE
INTERRUPT
MEMORY
ARRAY
6.07
LOGIC
M/
• On-chip port arbitration logic
• Full on-chip hardware support of semaphore signaling
• Fully asynchronous operation from either port
• Devices are capable of withstanding greater than 2001V
• Battery backup operation—2V data retention
• TTL-compatible, single 5V ( 10%) power supply
• Available in a 68-pin PGA, a 68-pin quad flatpack, a 68-
• Industrial temperature range (–40 C to +85 C) is avail-
DESCRIPTION:
RAM. The IDT7006 is designed to be used as a stand-alone
Dual-Port RAM or as a combination MASTER/SLAVE Dual-
Port RAM for 16-bit-or-more word systems. Using the IDT
MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider
S
between ports
electrostatic discharge
pin PLCC, and a 64-pin TQFP
able, tested to military electrical specifications
The IDT7006 is a high-speed 16K x 8 Dual-Port Static
Control
I/O
14
Decoder
Address
CE
OE
R/
W
R
R
R
SEM
INT
R/
I/O
OE
CE
BUSY
A
A
2739 drw 01
IDT7006S/L
W
13R
0R
OCTOBER 1996
0R
R
R
R
R
R
(2)
-I/O
R
(1,2)
7R
DSC-2739/5
1

Related parts for IDT7006

IDT7006 Summary of contents

Page 1

... DESCRIPTION: The IDT7006 is a high-speed 16K x 8 Dual-Port Static RAM. The IDT7006 is designed to be used as a stand-alone Dual-Port RAM combination MASTER/SLAVE Dual- Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider ...

Page 2

... This text does not indicate orientation of the the actual part-marking. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500 W from a 2V battery. The IDT7006 is packaged in a ceramic 68-pin PGA, a 68- pin quad flatpack, a 68-pin PLCC, and a 64-pin TQFP (thin CE plastic quad flatpack) . Military grade product is manufactured ...

Page 3

... SEM SEM L R INT INT L R BUSY BUSY GND (1, BUSY BUSY GND INT 10L IDT7006 12L G68-1 68-PIN PGA 13L TOP VIEW ( N GND GND I I/O 5L I Names Chip Enable Read/Write Enable Output Enable Address Data Input/Output Semaphore Enable ...

Page 4

... IDT7006S/L HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM TRUTH TABLE I – NON-CONTENTION READ/WRITE CONTROL (1) Inputs Outputs SEM SEM SEM SEM SEM DATA NOTE — not equal to A — 13L 0R 13R TRUTH TABLE II – SEMAPHORE READ/WRITE CONTROL Inputs Outputs SEM SEM SEM SEM ...

Page 5

... CC SEM = > V -0.2V — 0.2V or 100 COM (3) = 120mA (typ.). CC DC 6.07 MILITARY AND COMMERCIAL TEMPERATURE RANGES (V = 5.0V 10%) CC IDT7006S IDT7006L Min. Max. Min. — 10 — CC — 10 — — 0.4 — 2.4 — 2.4 ( 5.0V 10%) CC 7006X17 7006X20 Com'l. Only (2) (2) Max ...

Page 6

... IDT7006S/L HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE Symbol Parameter I Dynamic Operating CC Current (Both Ports Active) I Standby Current SB1 (Both Ports — TTL Level Inputs) I Standby Current SB2 (One Port — TTL ...

Page 7

... CE SEM To access semaphore IH. IH and 6.07 MILITARY AND COMMERCIAL TEMPERATURE RANGES 5V 1250 DATA OUT 775 775 30pF Figure 2. Output Load (5pF for t Including scope and jig. (4) IDT7006X20 IDT7006X25 Max. Min. Max. Min. 17 — 20 — 25 — 17 — 20 — — 17 — 20 — — ...

Page 8

... IDT7006S/L HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM WAVEFORM OF READ CYCLES ADDRESS DATA OUT BUSY OUT NOTES: 1. Timing depends on which signal is asserted last, 2. Timing depends on which signal is de-asserted first delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BDD BUSY has no relation to valid output data ...

Page 9

... IDT7006X35 Min — 0 (1, 2) — ( SEM = V and = V IH will always be smaller than the actual 6.07 MILITARY AND COMMERCIAL TEMPERATURE RANGES (5) IDT7006X20 IDT7006X25 Max. Min. Max. Min. — 20 — 25 — 15 — 20 — 15 — 20 — 0 — 0 — 15 — 20 — 0 — 0 — 15 — — ...

Page 10

... IDT7006S/L HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM TIMING WAVEFORM OF WRITE CYCLE NO ADDRESS OE (9) CE SEM or ( DATA (4) OUT DATA IN TIMING WAVEFORM OF WRITE CYCLE NO. 2, ADDRESS CE SEM ( DATA IN NOTES must be High during all address transitions write occurs during the overlap ( measured from the earlier of ...

Page 11

... IDT7006S/L HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE VALID ADDRESS t AW SEM I Write Cycle NOTES for the duration of the above timing (both write and read cycle "DATA VALID" represents all I/O's (I/O OUT ...

Page 12

... IDT7006X35 Min. — — — — (2) 5 (3) — (1) — (1) — – t (actual – t WDD WP DDD DW 6.07 6.07 MILITARY AND COMMERCIAL TEMPERATURE RANGES (6) IDT7006X20 IDT7006X25 Min. Max. Min. 17 — 20 — 17 — 20 — 17 — 20 — 17 — 17 — 5 — 5 — — 30 — — 15 — ...

Page 13

... IDT7006S/L HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND ADDR "A" "A" DATA IN "A" (1) t APS ADDR "B" BUSY "B" DATA OUT "B" NOTES ensure that the earlier of the two ports wins IL for the reading port. ...

Page 14

... IDT7006X35 Max — — 6.07 MILITARY AND COMMERCIAL TEMPERATURE RANGES (1) TIMING ( BDC t BDA (1) IDT7006X20 IDT7006X25 Max. Min. Max. Min. — 0 — 0 — 0 — — 20 — 15 — 20 — IDT7006X55 IDT7006X70 Mil. Only Min. Max. Min. Max. — ...

Page 15

... IDT7006S/L HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM WAVEFORM OF INTERRUPT TIMING ADDR "A" ( "A" "A" t "B" INT ADDR "B" ( "B" OE "B" t INT "B" NOTES: 1. All timing is the same for left and right ports. Port “A” may be either the left or right port. Port “B” is the port opposite from port “A”. ...

Page 16

... Left Port Writes "0" to Semaphore Left Port Writes "1" to Semaphore NOTES: 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7006. 2. There are eight semaphore flags written to via I/O FUNCTIONAL DESCRIPTION The IDT7006 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory ...

Page 17

... HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM BUSY L Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7006 RAMs. applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation ...

Page 18

... The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch. The eight semaphore flags reside within the IDT7006 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the ...

Page 19

... USING SEMAPHORES—SOME EXAMPLES Perhaps the simplest application of semaphores is their application as resource markers for the IDT7006’s Dual-Port RAM. Say the 16K x 8 RAM was to be divided into two blocks which were to be dedicated at any one time to servicing either the left or right port ...

Page 20

... IDT7006S/L HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM ORDERING INFORMATION IDT XXXXX A 999 Device Power Speed Type A A Package Process/ Temperature Range Blank 7006 6.07 MILITARY AND COMMERCIAL TEMPERATURE RANGES Commercial ( +70 C) Military (– +125 C) Compliant to MIL-STD-883, Class B 64-pin TQFP (PN64-1) 68-pin PGA (G68-1) ...

Related keywords