IDT7025 Integrated Device Technology, Inc., IDT7025 Datasheet

no-image

IDT7025

Manufacturer Part Number
IDT7025
Description
HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM
Manufacturer
Integrated Device Technology, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT7025
Manufacturer:
IDT
Quantity:
4
Part Number:
IDT7025-L25PF
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT7025L15G
Manufacturer:
IDT
Quantity:
110
Part Number:
IDT7025L15GB
Manufacturer:
IDT
Quantity:
110
Part Number:
IDT7025L15J
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT7025L15J
Manufacturer:
IDT
Quantity:
180
Part Number:
IDT7025L15J8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT7025L15JG
Manufacturer:
IDT
Quantity:
6 250
Part Number:
IDT7025L15JG
Manufacturer:
IDT
Quantity:
5 530
Part Number:
IDT7025L15JG8
Manufacturer:
PHILIPS
Quantity:
325
FEATURES:
• True Dual-Ported memory cells which allow simulta-
• High-speed access
• Low-power operation
• Separate upper-byte and lower-byte control for
• IDT7025 easily expands data bus width to 32 bits or
FUNCTIONAL BLOCK DIAGRAM
NOTES:
1. (MASTER):
2.
The IDT logo is a registered trademark of Integrated Device Technology Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1996 Integrated Device Technology, Inc.
Integrated Device Technology, Inc.
neous access of the same memory location
— Military: 20/25/35/55/70ns (max.)
— Commercial: 15/17/20/25/35/55ns (max.)
— IDT7025S
— IDT7025L
multiplexed bus compatibility
more using the Master/Slave select when cascading
BUSY
(SLAVE):
is input.
BUSY
and
are non-tri-stated
push-pull.
Active: 750mW (typ.)
Standby: 5mW (typ.)
Active: 750mW (typ.)
Standby: 1mW (typ.)
INT
is output;
outputs
outputs
BUSY
I/O
I/O
8L
BUSY
0L
-I/O
SEM
INT
R/
-I/O
UB
A
OE
CE
LB
A
W
15L
L
12L
(1,2)
0L
L
(2)
L
7L
L
L
L
L
L
For latest information contact IDT’s web site at www.idt.com or fax-on-demand at 408-492-8391.
HIGH-SPEED
8K x 16 DUAL-PORT
STATIC RAM
Address
Decoder
R/
OE
CE
W
L
L
L
1 3
Control
I/O
6.16
• M/
• Busy and Interrupt Flags
• On-chip port arbitration logic
• Full on-chip hardware support of semaphore signaling
• Devices are capable of withstanding greater than 2001V
• Fully asynchronous operation from either port
• Battery backup operation—2V data retention
• TTL-compatible, single 5V ( 10%) power supply
• Available in 84-pin PGA, 84-pin quad flatpack, 84-pin
• Industrial temperature range (–40 C to +85 C) is avail-
ARBITRATION
SEMAPHORE
INTERRUPT
MEMORY
more than one device
M/
between ports
PLCC, and 100-pin Thin Quad Plastic Flatpack
able, tested to military electrical specifications
electrostatic discharge
ARRAY
LOGIC
M/
S
S
S
= H for
= L for
Control
BUSY
BUSY
I/O
1 3
input on Slave
output flag on Master
Decoder
Address
CE
OE
R/
W
R
R
R
OCTOBER 1996
IDT7025S/L
SEM
2683 drw 01
INT
BUSY
R/
I/O
UB
LB
CE
OE
I/O
A
A
12R
0R
W
R
R
8R
DSC 2683/6
R
R
(2)
R
R
0R
1
R
-I/O
R
-I/O
(1,2)
15R
7R

Related parts for IDT7025

IDT7025 Summary of contents

Page 1

... Active: 750mW (typ.) Standby: 5mW (typ.) — IDT7025L Active: 750mW (typ.) Standby: 1mW (typ.) • Separate upper-byte and lower-byte control for multiplexed bus compatibility • IDT7025 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading FUNCTIONAL BLOCK DIAGRAM ...

Page 2

... Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500 W from a 2V battery. The IDT7025 is packaged in a ceramic 84-pin PGA, an 84- pin quad flatpack, an 84-pin PLCC, and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability ...

Page 3

... INT L R BUSY BUSY GND (1, SEM I/O I/O I I/O I/O I GND 12L 73 V 14L CC IDT7025 G84-3 74 GND 84-PIN PGA TOP VIEW ( SEM GND GND I/O I/O I 10R 13R 15R I/O I/O 11R 12R 14R Names RECOMMENDED OPERATING Chip Enable TEMPERATURE AND SUPPLY VOLTAGE ...

Page 4

... IDT7025S/L HIGH-SPEED DUAL-PORT STATIC RAM TRUTH TABLE I – NON-CONTENTION READ/WRITE CONTROL (1) Inputs NOTE — A are not equal to A — 12L 0R 12R. TRUTH TABLE II – SEMAPHORE READ/WRITE CONTROL Inputs NOTE: 1. There are eight semaphore flags written to via I/O ABSOLUTE MAXIMUM RATINGS Symbol ...

Page 5

... L — CC SEM > 0. 0.2V or COM S 100 CC L 100 (3) 120mA (typ.) = 6.16 MILITARY AND COMMERCIAL TEMPERATURE RANGES (V = 5.0V 10%) CC IDT7025S IDT7025L Min. Max. Min. — 10 — CC — 10 — CC — 0.4 — 2.4 — 2.4 ( 5.0V 10%) CC 7025X17 7025X20 Com'l. Only (2) (2) Max ...

Page 6

... IDT7025S/L HIGH-SPEED DUAL-PORT STATIC RAM DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE Symbol Parameter I Dynamic Operating CC Current (Both Ports Active) I Standby Current SB1 (Both Ports — TTL Level Inputs) I Standby Current SB2 (One Port — TTL Level Inputs) ...

Page 7

... To access semephore, IL, and IH. SEM CE 6.16 MILITARY AND COMMERCIAL TEMPERATURE RANGES 5V 1250 DATA OUT 775 30pF 775 Figure 2. Output Test Load ( for including scope and jig. (4) IDT7025X20 IDT7025X25 Max. Min. Max. Min. — 20 — — 20 — 17 — 20 — 17 — 20 — 10 — 12 — ...

Page 8

... IDT7025S/L HIGH-SPEED DUAL-PORT STATIC RAM WAVEFORM OF READ CYCLES ADDR DATA OUT BUSY OUT NOTES: 1. Timing depends on which signal is asserted last, 2. Timing depends on which signal is de-asserted first delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations ...

Page 9

... IDT7025X35 Min. (3) ( SEM access semaphore will always be smaller than the actual t DH 6.16 MILITARY AND COMMERCIAL TEMPERATURE RANGES IDT7025X20 IDT7025X25 Max. Min. Max. Min. — 20 — 25 — 15 — 20 — 15 — — 0 — 0 — 15 — — ...

Page 10

... IDT7025S/L HIGH-SPEED DUAL-PORT STATIC RAM TIMING WAVEFORM OF WRITE CYCLE NO ADDRESS OE ( SEM ( ( DATA (4) OUT DATA IN TIMING WAVEFORM OF WRITE CYCLE NO. 2, ADDRESS CE SEM ( DATA IN NOTES & must be High during all address transitions write occurs during the overlap ( measured from the earlier During this period, the I/O pins are in the output state and input signals must not be applied. ...

Page 11

... IDT7025S/L HIGH-SPEED DUAL-PORT STATIC RAM TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE VALID ADDRESS SEM I NOTES & for the duration of the above timing (both write and read cycle "DATA VALID" represents all I/O's (I/O OUT TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ...

Page 12

... IH – t (actual – t WDD WP DDD 6.16 MILITARY AND COMMERCIAL TEMPERATURE RANGES IDT7025X17 IDT7025X20 IDT7025X25 Com'l Only Min. Max. Min. Max. Min. — 17 — 20 — — 17 — 20 — — 17 — 20 — — 17 — 17 — ...

Page 13

... IDT7025S/L HIGH-SPEED DUAL-PORT STATIC RAM TIMING WAVEFORM OF WRITE PORT-TO-PORT READ AND ADDR "A" "A" DATA IN "A" (1) t APS ADDR "B" BUSY "B" DATA OUT "B" NOTES ensure that the earlier of the two ports wins for the reading port BUSY (slave input. Then for this example IL 5. All timing is the same for left and right ports. Port " ...

Page 14

... Com'l. Only Min. Max. Min. 0 — 0 — — 15 — 15 IDT7025X35 Min. 6.16 MILITARY AND COMMERCIAL TEMPERATURE RANGES (1) TIMING ( BDC t BDA (1) IDT7025X20 IDT7025X25 Max. Min. Max. Min. 0 — 0 — — 0 — 0 — 15 — 20 — — 15 — 20 — IDT7025X55 IDT7025X70 Mil. Only Max. ...

Page 15

... IDT7025S/L HIGH-SPEED DUAL-PORT STATIC RAM WAVEFORM OF INTERRUPT TIMING ADDR "A" ( "A" "A" INT "B" ADDR "B" "B" OE "B" "B" INT NOTES: 1. All timing is the same for left and right ports. Port “A” may be either the left or right port. Port “B” is the port opposite from “A”. ...

Page 16

... Left Port Writes "0" to Semaphore Left Port Writes "1" to Semaphore NOTES: 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7025. 2. There are eight semaphore flags written to via I/O FUNCTIONAL DESCRIPTION The IDT7025 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory ...

Page 17

... HIGH-SPEED DUAL-PORT STATIC RAM BUSY L Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7025 RAMs. The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation ...

Page 18

... The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch. The eight semaphore flags reside within the IDT7025 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the ...

Page 19

... USING SEMAPHORES—SOME EXAMPLES Perhaps the simplest application of semaphores is their application as resource markers for the IDT7025’s Dual-Port RAM. Say the RAM was to be divided into two blocks which were to be dedicated at any one time to servicing either the left or right port ...

Page 20

... IDT7025S/L HIGH-SPEED DUAL-PORT STATIC RAM ORDERING INFORMATION IDT XXXXX A 999 Device Power Speed Type A A Package Process/ Temperature Range Blank 7025 6.16 MILITARY AND COMMERCIAL TEMPERATURE RANGES Commercial ( +70 C) Military (– +125 C) Compliant to MIL-STD-883, Class B 100-pin TQFP (PN100-1) 84-pin PGA (G84-3) ...

Related keywords