IDT72265 Integrated Device Technology, Inc., IDT72265 Datasheet

no-image

IDT72265

Manufacturer Part Number
IDT72265
Description
CMOS SUPERSYNC FIFOO 8,192 x 18, 16,384 x 18
Manufacturer
Integrated Device Technology, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72265L12TF
Manufacturer:
IDT
Quantity:
9
Part Number:
IDT72265L12TF
Manufacturer:
IDT
Quantity:
300
Part Number:
IDT72265L15PF
Manufacturer:
IDT
Quantity:
1 000
Part Number:
IDT72265L20TF
Manufacturer:
IDT
Quantity:
2
Part Number:
IDT72265LA10PF
Manufacturer:
IDT
Quantity:
873
Part Number:
IDT72265LA10PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72265LA10PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72265LA10PFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72265LA10TF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72265LA10TF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
FEATURES:
• 8,192 x 18-bit storage capacity (IDT72255)
• 16,384 x 18-bit storage capacity (IDT72265)
• 10ns read/write cycle time (8ns access time)
• Retransmit Capability
• Auto power down reduces power consumption
• Master Reset clears entire FIFO, Partial Reset clears
• Empty, Full and Half-full flags signal FIFO status
• Programmable Almost Empty and Almost Full flags, each
• Program partial flags by either serial or parallel means
• Select IDT Standard timing (using
• Easily expandable in depth and width
• Independent read and write clocks (permit simultaneous
• Available in the 64-pin Thin Quad Flat Pack (TQFP), 64-
• Output enable puts data outputs into high impedance
• High-performance submicron CMOS technology
• Industrial temperature range (-40
FUNCTIONAL BLOCK DIAGRAM
SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
1997 Integrated Device Technology, Inc
data, but retains programmable settings
flag can default to one of two preselected offsets
First Word Fall Through timing (using
reading and writing with one clock signal)
pin Slim Thin Quad Flat Pack (STQFP) and the 68-pin
Pin Grid Array (PGA)
able, tested to military electrical specifications
Integrated Device Technology, Inc.
MRS
PRS
FS
For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.
WRITE CONTROL
WRITE POINTER
WEN
o
C to +85
RESET
TIMING
EF
LOGIC
LOGIC
WCLK
and
OR
CMOS SUPERSYNC FIFO
8,192 x 18, 16,384 x 18
and
FF
o
C) is avail-
flags) or
IR
flags)
OE
OUTPUT REGISTER
INPUT REGISTER
RAM ARRAY
16,384 x 18
8,192 x 18
Q
D
0
0
• •
• •
-D
-Q
17
17
DESCRIPTION:
ity, high speed, low power First-In, First-Out (FIFO) memories
with clocked read and write controls. These FIFOs are appli-
cable for a wide variety of data buffering needs, such as optical
disk controllers, local area networks (LANs), and inter-proces-
sor communication.
output port (Q
clock (WCLK) and a data input enable pin (
written into the synchronous FIFO on every clock when
is asserted. The output port is controlled by another clock pin
(RCLK) and enable pin (
the write clock for single clock operation or the two clocks can
run asynchronously for dual clock operation. An output enable
pin (
the outputs.
IDT Standard Mode , the first word written to the FIFO is
deposited into the memory array. A read operation is required
to access that word. In the First Word Fall Through Mode
(FWFT), the first word written to an empty FIFO appears
The IDT72255/72265 are monolithic, CMOS, high capac-
Both FIFOs have an 18-bit input port (D
The IDT72255/72265 have two modes of operation: In the
OE
) is provided on the read port for three-state control of
n
). The input port is controlled by a free-running
OFFSET REGISTER
READ POINTER
LOGIC
CONTROL
FLAG
LOGIC
READ
3037 drw 01
REN
LD
SEN
). The read clock can be tied to
RCLK
REN
FF
EF
PAF
HF
FWFT/SI
PAE
RT
/
/
IR
OR
n
) and an 18-bit
WEN
IDT72255
IDT72265
MAY 1997
). Data is
DSC-3037/7
WEN
1

Related parts for IDT72265

IDT72265 Summary of contents

Page 1

... Integrated Device Technology, Inc. FEATURES: • 8,192 x 18-bit storage capacity (IDT72255) • 16,384 x 18-bit storage capacity (IDT72265) • 10ns read/write cycle time (8ns access time) • Retransmit Capability • Auto power down reduces power consumption • Master Reset clears entire FIFO, Partial Reset clears data, but retains programmable settings • ...

Page 2

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 automatically on the outputs, no read operation required. The state of the FWFT/SI pin during Master Reset determines the mode in use. The IDT72255/72265 FIFOs have five flag functions, OR (Empty Flag ...

Page 3

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 gramming offset registers may not be convenient. The Retransmit function allows the read pointer to be reset to the first location in the RAM array synchronized to RT RCLK when ...

Page 4

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 PIN DESCRIPTION Symbol Name D –D Data Inputs 0 17 MRS Master Reset PRS Partial Reset RT Retransmit FWFT/SI First Word Fall Through/Serial In WCLK Write Clock WEN Write Enable RCLK Read ...

Page 5

... Input High Voltage 2.0 — Commercial Input High Voltage 2.2 — Military Input Low Voltage — — Commercial & Military 10 – +125 C) A IDT72255L IDT72265L Military t = 15, 25ns CLK Typ. Max. Min. Typ. Max. — 1 –10 — 10 — 10 –10 — ...

Page 6

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 ELECTRICAL CHARACTERISTICS (Commercial 10 +70 C; Military Symbol Parameter f Clock Cycle Frequency S t Data Access Time A t ...

Page 7

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 SIGNAL DESCRIPTIONS: INPUTS: DATA Data inputs for 18-bit wide data. CONTROLS: MRS MRS MASTER RESET ( ) A Master Reset is accomplished whenever the Master ...

Page 8

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 When goes LOW, Retransmit Setup is complete; at the same time, the contents of the first location are automatically displayed on the outputs. Since FWFT Mode is selected, the first word ...

Page 9

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 SEN SEN SERIAL ENABLE ( ) SEN Serial Enable enable used only for serial programming of the offset registers. The serial programming method must be selected during ...

Page 10

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 two pointers operate independently; however, a read and a write should not be performed simultaneously to the offset registers. A Master Reset initializes both pointers to the Empty Offset (LSB) register. A ...

Page 11

... When FF is HIGH, the FIFO is not full reads are performed after a reset (either MRS or PRS), FF will go LOW after 8,192 writes tor the IDT72255 and 16,384 writes to the IDT72265. In FWFT Mode, the Input Ready (IR) function is selected. IR goes LOW when memory space is available for writing in data ...

Page 12

... IDT72255, and (16,384-m) writes to the IDT72265. PAF ) will go LOW In FWFT Mode reads are performed after reset ( PRS or ), IDT72255, and (16,385-m) writes to the IDT72265. In this LD , case, the first word written to an empty FIFO does not stay memory, but goes unrequested to the output register; there- ...

Page 13

... In IDT Standard Mode reads are performed after reset MRS PRS ( or is the maximum FIFO depth (8,192 words for the IDT72255, 16,384 words for the IDT72265). In FWFT Mode reads are performed after reset ( MRS PRS 72265. In this case, the first word written to an empty FIFO does not stay in memory, but goes unrequested to the output register ...

Page 14

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 MRS REN WEN t FWFT FWFT/SI LD (1) RT SEN PAE PAF MILITARY AND COMMERCIAL TEMPERATURE RANGES t RS ...

Page 15

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 PRS REN WEN RT SEN PAE PAF MILITARY AND COMMERCIAL TEMPERATURE RANGES RSS t t ...

Page 16

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 CLK t CLKH 1 WCLK WEN FF (1) t SKEW1 RCLK REN NOTES the minimum time between a rising RCLK edge and a ...

Page 17

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 RCLK t t ENS ENH REN WCLK WEN NOTES contributes a variable delay to the overall first word ...

Page 18

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 WCLK first valid write t ENS WEN (1) t FWL1 RCLK EF REN NOTES max. ...

Page 19

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 WRITE WCLK 1 (1) t SKEW1 WEN RCLK t ENH t ENS REN OE LOW DATA IN OUTPUT ...

Page 20

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 WCLK t DS DATA WRITE ENH ENS WEN (1) t FWL1 RCLK EF REN OE LOW DATA IN OUTPUT REGISTER ...

Page 21

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 WCLK t ENS SEN t LDS BIT 0 Figure 11. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT modes) NOTE: 1. For the 72255 ...

Page 22

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 RCLK LD REN DATA IN OUTPUT REGISTER Q0 - Q17 Figure 13. Parallel Read of Programmable Flag Registers (IDT Standard and FWFT modes) NOTE =LOW t t CLKL CLKH WCLK ...

Page 23

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 CLKL CLKH WCLK t t ENS ENH WEN PAF D - (m+1) Words in FIFO Memory RCLK REN NOTES: PAF 1. offset = 8,192 for IDT 72255, ...

Page 24

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 WCLK ENS ENH RTS WEN RCLK t t ENS ENH t RTS REN ...

Page 25

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 MILITARY AND COMMERCIAL TEMPERATURE RANGES 25 ...

Page 26

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 MILITARY AND COMMERCIAL TEMPERATURE RANGES 26 ...

Page 27

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 WCLK ENS ENH RTS WEN RCLK t t ENS t ENH RTS REN ...

Page 28

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 OPERATING CONFIGURATIONS SINGLE DEVICE CONFIGURATION A single IDT72255/72265 may be used when the applica- WRITE CLOCK (WCLK) WRITE ENABLE ( DATA IN (D SERIAL ENABLE( FIRST WORD FALL THROUGH/SERIAL INPUT FULL FLAG/INPUT ...

Page 29

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 PRS PARTIAL RESET ( ) MRS MASTER RESET ( ) FIRST WORD FALL THROUGH/ SERIAL INPUT (FWFT/SI) RT RETRANSMIT ( ) DATA IN (Dn) 36 WRITE CLOCK (WCLK) WRITE ENABLE ( FULL ...

Page 30

IDT72255/72265 SyncFIFO 8,192 x 18, 16,384 x 18 where T is the RCLK period and T RCLK the WCLK period, whichever is shorter. The maximum amount of time it takes for a word to pass from the inputs of the ...

Related keywords