73K322L-IP TDK Corporation, 73K322L-IP Datasheet

no-image

73K322L-IP

Manufacturer Part Number
73K322L-IP
Description
Manufacturer
TDK Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
73K322L-IP
Manufacturer:
TDK
Quantity:
5 510
DESCRIPTION
The 73K322L is a highly integrated single-chip
modem IC which provides the functions needed to
construct a CCITT V.23, V.22 and V.21 compatible
modem, capable of 1200 or 0-300 bit/s full-duplex
operation or 0-1200 bit/s half-duplex operation with
or without the back channel over dial-up lines. The
73K322L is an enhancement of the 73K221L single-
chip
suitable for European and Asian telephone systems.
The 73K322L produces either 550 or 1800 Hz guard
tone, recognizes and generates a 2100 Hz answer
tone, and supports V.21 for 300 Hz FSK operation. It
also operates in V.23, 1200 bit/s FSK mode. The
73K322L integrates analog, digital, and switched-
capacitor array functions on a single substrate,
offering excellent performance and a high level of
functional integration in a single 28-pin PLCC or DIP
package. The 73K322L operates from a single +5V
supply with very low power consumption.
The 73K322L
modulator/demodulator functions, call progress and
handshake tone monitor test modes, and a tone
generator capable of producing DTMF, answer,
calling and 550 or 1800 Hz guard tone. This device
supports V.23, V.22 (except mode v) and V.21
modes of operation, allowing both synchronous and
BLOCK DIAGRAM
modem
AD0-AD7
RESET
TXD
ALE
RXD
RD
WR
CS
INT
with
includes
performance
the
CONTROL
CONTROL
STATUS
BUFFER
WRITE
LOGIC
LOGIC
DATA
READ
AND
BUS
DPSK
characteristics
CONTROL
STATUS
and
SERIAL
8-BIT
PORT
DATA
BUS
FOR
AND
FOR
(continued)
FSK
PROCESSING
GENERATOR
PATTERNS
DIGITAL
ALB, DLB
TESTS:
CLOCK
RDLB
FEATURES
One-chip
compatible modem data pump
Full-duplex operation at 0-300 bit/s (FSK) or 600
and 1200 bit/s (DPSK) or 0-1200 bit/s (FSK)
forward channel with or without 0-75 bit/s back
channel
Interfaces directly with standard microprocessors
(8048, 80C51 typical)
Serial or parallel microprocessor bus for control
Serial port for data transfer
Both synchronous and asynchronous modes of
operation
Call progress, carrier, precise answer tone (2100
Hz),
detectors
DTMF and 550 or 1800 Hz guard tone generators
Test modes available:
Space, Alternating bit patterns
Precise automatic gain control allows 45 dB
dynamic range
CMOS technology for low power consumption
using 60 mW @ 5V from a single power supply
Surface mount PLCC package available
DEMODULATOR
DEMODULATOR
POWER
MODULATOR/
MODULATOR/
FUNCTIONS
calling tone (1300 Hz) and FSK mark
DIALING
DETECT
SMART
PSK
FSK
&
CCITT V.23, V.22, V.21
CCITT
Single-Chip Modem
V.23,
GENERATORS
TRANSMIT
RECEIVE
DTMF &
FILTER
FILTER
TONE
ALB, DL, RDL, Mark,
V.22
and
73K322L
April 2000
V.21
TXA
RXA
ITU

Related parts for 73K322L-IP

73K322L-IP Summary of contents

Page 1

... European and Asian telephone systems. The 73K322L produces either 550 or 1800 Hz guard tone, recognizes and generates a 2100 Hz answer tone, and supports V.21 for 300 Hz FSK operation. It also operates in V.23, 1200 bit/s FSK mode. The 73K322L integrates analog, digital, and switched- ...

Page 2

... An ALE control line simplifies address demultiplexing. Data occurs through a separate serial port only. The 73K322L is ideal for use in either free standing or integral system modem products where multi- standard data communications over the 2-wire switched telephone network is desired. functionality, low power consumption and efficient ...

Page 3

... SERIAL COMMAND INTERFACE MODE The serial command interface allows access to the 73K322L control and status registers via a serial command port. In this mode the AD0, AD1 and AD2 lines provide register addresses for data passed through the data pin under control of the RD ...

Page 4

... INT will stay low until the processor reads the detect register or does a full reset. I Read. A low requests a read of the 73K322L internal registers. Data cannot be output unless both RD and the latched CS are active or low. I Reset ...

Page 5

... Read data is provided LSB first. Data will not be output unless the RD signal is active. I Write. A low on this input informs the 73K322L that data or status information has been shifted in through the DATA pin and is available for writing to an internal register. The normal procedure for a write is to shift in data LSB first on the DATA pin for eight consecutive falling edges of EXCLK and then to pulse WR low ...

Page 6

CCITT V.23, V.22, V.21 Single-Chip Modem RS-232 INTERFACE (continued) NAME PLCC/DIP PIN NUMBER RXCLK 23 RXD 22 TXCLK 18 TXD 21 ANALOG INTERFACE AND OSCILLATOR RXA 27 TXA 16 XTL1 2 XTL2 3 TYPE DESCRIPTION O Receive Clock. The falling ...

Page 7

... CR1 controls microprocessor and the 73K322L internal state detect register which provides an indication of monitored modem status conditions. TR, the tone control register, controls the DTMF generator, answer and guard tones and RXD output gate used in the modem initial connect sequence ...

Page 8

CCITT V.23, V.22, V.21 Single-Chip Modem REGISTER ADDRESS TABLE ADDRESS REGISTER AD2 - AD0 D7 CONTROL MODULATION REGISTER CR0 000 OPTION 0 0=1200 BIT/S DPSK 1=600 BIT/S DPSK 0=V.23 FSK 1=V.21 FSK TRANSMIT CONTROL CR1 001 PATTERN REGISTER 1 1 ...

Page 9

CONTROL REGISTER CR0 MODUL. TRANSMIT 000 OPTION MODE 3 BIT NO. NAME D0 Answer/ Originate D1 Transmit Enable D5, D4,D3, Transmit Mode TRANSMIT TRANSMIT MODE 2 MODE 1 CONDITION DESCRIPTION 0 Selects Answer ...

Page 10

CCITT V.23, V.22, V.21 Single-Chip Modem CONTROL REGISTER 0 (continued CR0 MODUL. TRANSMIT 000 OPTION MODE 3 BIT NO. NAME D6 D7 Modulation Option CONTROL REGISTER TRANSMIT TRANSMIT CR1 PATTERN PATTERN 001 1 0 BIT ...

Page 11

CONTROL REGISTER 1 (continued TRANSMIT TRANSMIT CR1 PATTERN PATTERN 001 1 0 BIT NO. NAME D3 CLK Control D4 Bypass Scrambler/ Add Phase Equalization (V.23) D5 Enable Detect D7, D6 Transmit Pattern ENABLE BYPASS CLK ...

Page 12

CCITT V.23, V.22, V.21 Single-Chip Modem DETECT REGISTER RECEIVE 010 BIT NO. NAME D0 Long Loop D1 Call Progress Detect D2 Special Tone Detect D3 Carrier Detect D4 Unscrambled Mark D5 Receive Data D6 ...

Page 13

TONE REGISTER 011 RXD TRANSMIT OUTPUT GUARD/ CONTR. CALLING TONE BIT NO. NAME D0 DTMF 0 Guard Tone/ Answer Tone Special Tone/ Detect/Select D1 DTMF 1/ Overspeed D2 DTMF 2/ V.23 FDX D3, D2, DTMF 3, D1, ...

Page 14

CCITT V.23, V.22, V.21 Single-Chip Modem TONE REGISTER (continued 011 RXD TRANSMIT OUTPUT GUARD/ CONTR. CALLING TONE BIT NO. NAME D3, D2, D1, D0 (cont.) D4 Transmit DTMF D5 Transmit Answer Tone D6 TX Guard or Calling ...

Page 15

... ID REGISTER 110 BIT NO. NAME D7, D6, D5 Device D4 Identification Signature CONDITION DESCRIPTION Indicates Device 73K212AL, 73K321L or 73K322L 73K221AL or 73K302L 73K222AL, 73K222BL 73K224L 73K324L 73K224BL 73K324BL 15 CCITT V.23, V.22, V.21 Single-Chip Modem ...

Page 16

CCITT V.23, V.22, V.21 Single-Chip Modem ELECTRICAL SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS PARAMETER VDD Supply Voltage Storage Temperature Soldering Temperature (10 sec.) Applied Voltage Note: All inputs and outputs are protected from static charge using built-in, industry standard protection devices and ...

Page 17

DC ELECTRICAL CHARACTERISTICS (TA = -40°C to 85°C, VDD = recommended range unless otherwise noted.) PARAMETER IDD, Supply Current IDDA, Active IDD1, Power-down IDD2, Power-down Digital Inputs VIH, Input High Voltage Reset, XTL1, XTL2 All other inputs VIL, Input Low ...

Page 18

CCITT V.23, V.22, V.21 Single-Chip Modem DYNAMIC CHARACTERISTICS AND TIMING (TA = -40°C to +85°C, VDD = Recommended range unless otherwise noted.) PARAMETER DPSK Modulator Carrier Suppression Output Amplitude FSK Modulator Output Freq. Error Transmit Level Harmonic Distortion in 700-2900 ...

Page 19

DYNAMIC CHARACTERISTICS AND TIMING PARAMETER Call Progress Detector Detect Level Reject Level Delay Time Hold Time Hysteresis Carrier Detect Threshold Delay Time V.21 V.22 V.23 Forward Channel V.23 Back Channel Hold Time V.21 V.22 V.23 Forward Channel V.23 Back Channel ...

Page 20

CCITT V.23, V.22, V.21 Single-Chip Modem DYNAMIC CHARACTERISTICS AND TIMING PARAMETER Special Tone Detectors (continued) 980 or 1650 Hz V.21 marks Hold Time 2100 Hz answer tone 1300 Hz calling tone 390 Hz V.23 back channel mark 980 or 1650 ...

Page 21

DYNAMIC CHARACTERISTICS AND TIMING PARALLEL CONTROL INTERFACE PARAMETER Guard Tone Generator Tone Accuracy Tone Level (Below DPSK Output) Harmonic Distortion 700 to 2900 Hz Timing (Refer to Timing Diagrams) CS TAL ADDR TLA TLC TCL TRD TLL TRDF TRW TWW ...

Page 22

CCITT V.23, V.22, V.21 Single-Chip Modem DYNAMIC CHARACTERISTICS AND TIMING SERIAL CONTROL INTERFACE PARAMETER Timing (Refer to Timing Diagrams) TWW TRD TRDF TCKD TCKW TDCK TAC TCA TWH Control for setup is the falling edge ...

Page 23

WRITE TIMING DIAGRAM (SERIAL VERSION) EXCLK AD0-AD2 TDCK AD7 CCITT V.23, V.22, V.21 Single-Chip Modem TWW TCKW TAC ADDRESS TWH TCA ...

Page 24

CCITT V.23, V.22, V.21 Single-Chip Modem APPLICATIONS INFORMATION GENERAL CONSIDERATIONS Figures 1 and 2 show basic circuit diagrams for K-Series modem integrated products are designed to be used in conjunction with a control processor, a UART or RS-232 serial data ...

Page 25

DIRECT ACCESS ARRANGEMENT (DAA) The telephone line interfaces show two examples of how the “hybrid” may be implemented. The split supply design (Figure typical two op-amp hybrid. The receive op-amp serves two purposes. It supplies gain to ...

Page 26

CCITT V.23, V.22, V.21 Single-Chip Modem DESIGN CONSIDERATIONS TDK Semiconductor Corporation’s 1-chip modem products include all basic modem functions. This makes these devices adaptable for use in a variety of applications, and as easy conventional digital bus peripherals. Unlike digital ...

Page 27

... Single-Chip Modem 73K322L BER vs CARRIER OFFSET 10 -2 HIGH BAND RECEIVE DPSK OPERATION 3002 11.8 dB S/N C2 11 CARRIER OFFSET (HZ) 73K322L BER vs SIGNAL TO NOISE V.21 OPERATION -40 dBM FLAT HIGH BAND C2 HIGH BAND 3002 HIGH BAND LOW BAND RECEIVE FLAT, 3002 AND C2 LINES ...

Page 28

... On” Indicates bit CR1 D4 is set for additional phase equalization. V.23 MAIN CHANNEL RECEIVE OPERATION C2 LINE, S/N = 9.5 dB -20 -30 -40 -50 HIGH BAND RECEIVE DPSK OPERATION C2 LINE S/N = 11.3 dB -20 -30 -40 -50 28 73K322L BER vs SIGNAL TO NOISE 10 -2 HIGH BAND RECEIVE -40 dBm DPSK OPERATION 1200 BPS 10 -3 600 BPS 3002 3002 FLAT ...

Page 29

MECHANICAL SPECIFICATIONS 28-Pin DIP 28-Pin PLCC 0.495 (12.573) 0.485 (12.319) PIN NO. 1 IDENT. 0.495 (12.573) 0.485 (12.319) 0.456 (11.650) 0.450 (11.430) CCITT V.23, V.22, V.21 Single-Chip Modem 0.165 (4.191) 0.180 (4.572) 0.456 (11.650) 0.450 (11.430) 0.016 (0.406) 0.020 (0.508) ...

Page 30

... RESET ISET RXCLK RXD TXD CS EXCLK TXCLK INT TXA VDD ORDER NUMBER 73K322L-IP 73K322L-IH 30 CAUTION: Use handling procedures necessary for a static sensitive component PLCC PINOUTS 7 ARE THE SAME AS 8 THE 28-PIN DIP 28-Pin PLCC 73K322L-IH PACKAGING MARK 73K322L-IP 73K322L-IH 04/24/00- rev ...

Related keywords