MC14526BCL Motorola, MC14526BCL Datasheet
MC14526BCL
Available stocks
Related parts for MC14526BCL
MC14526BCL Summary of contents
Page 1
... X = Don’t Care NOTES: * Output “0” is low when reset goes high only it PE and CF are low. ** Output “0” is high when reset is low, only high and count is 0000. REV 3 1/94 MOTOROLA CMOS LOGIC DATA Motorola, Inc. 1995 Value Unit – 0 18.0 V – ...
Page 2
... Adc 5.0 7.5 — — pF 0.005 5.0 — 150 Adc 0.010 10 — 300 0.015 20 — 600 Adc MOTOROLA CMOS LOGIC DATA ...
Page 3
... Preset Enable Pulse Width Reset Pulse Width Reset Removal Time * The formulas given are for the typical characteristics only #Data labelled “Typ” is not to be used for design purposes but is intended as an indication of the IC’s potential performance. MOTOROLA CMOS LOGIC DATA ( pF Symbol TLH , t THL 5 ...
Page 4
... Figure 3. Power Dissipation MC14522B MC14526B RESET Q3 INHIBIT CLOCK “0” EXTERNAL V SS POWER SUPPLY Figure 2. Typical Output Sink Characteristics Test Circuit TEST POINT Q or “0” DEVICE UNDER TEST * Includes all probe and jig capacitance. Figure 4. Test Circuit MOTOROLA CMOS LOGIC DATA ...
Page 5
... TLH t THL Figure 90% ANY P 50% 10% t PLH t PHL ANY Q 50% Figure 90% PRESET 50% ENABLE 10% t PHL “0” 50% Figure 9. MOTOROLA CMOS LOGIC DATA SWITCHING WAVEFORMS 90% 50% INHIBIT 10 90% ANY Q 50% OR “0” 10% RESET V DD ANY CLOCK ANY P 50% GND t PLH PRESET ...
Page 6
... Q0, Q1, Q2, Q3 (Pins 7, 9, 15, 1) — These are the syn- chronous counter outputs the LSB (Pin 8) — The most negative power supply potential. This pin is usually ground (Pin 16) — The most positive power supply potential may range from with respect STATE DIAGRAMS MC14526B MOTOROLA CMOS LOGIC DATA ...
Page 7
... MC14522B LOGIC DIAGRAM (BCD Down Counter INHIBIT CLOCK 6 10 RESET MC14526B LOGIC DIAGRAM (Binary Down Counter INHIBIT CLOCK 6 10 RESET MOTOROLA CMOS LOGIC DATA “0” “0” MC14522B MC14526B 7 ...
Page 8
... N while the Clock is high and the cycle is renewed BUFFER “0” RESET INHIBIT V SS CLOCK PE Figure 11. N Counter CLOCK CF INHIBIT V SS RESET “0” PE Figure 12. 3 Stages Cascaded MSB N8 N9 N10 N11 CLOCK CF INHIBIT V SS RESET “0” PE BUFFER f in MOTOROLA CMOS LOGIC DATA N ...
Page 9
... N SEATING PLANE 0.25 (0.010 –A– 0.25 (0.010) M MOTOROLA CMOS LOGIC DATA OUTLINE DIMENSIONS L SUFFIX CERAMIC DIP PACKAGE CASE 620–10 ISSUE V –B– 0.25 (0.010 SUFFIX PLASTIC DIP PACKAGE CASE 648–08 ISSUE R L SEATING –T– PLANE ...
Page 10
... Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur ...