CXA2542AQ Sony, CXA2542AQ Datasheet

no-image

CXA2542AQ

Manufacturer Part Number
CXA2542AQ
Description
RF Signal Processing Servo Amplifier for CD Player
Manufacturer
Sony
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CXA2542AQ
Manufacturer:
SONY
Quantity:
26 700
Part Number:
CXA2542AQ
Manufacturer:
SONY/索尼
Quantity:
20 000
Description
player RF signal processing and servo control.
Features
• Automatic focus bias adjustment circuit
• Automatic tracking balance and gain adjustment
• RF level control circuit
• Interruption countermeasure circuit
• Anti-shock circuit
• Defect detection and prevention circuits
• RF I-V amplifier, RF amplifier
• APC circuit
• Focus and tracking error amplifier
• Focus, tracking and sled servo control circuits
• Focus OK circuit
• Mirror detection circuit
• Single power supply and dual power supplies
Applications
Structure
The CXA2542AQ is a bipolar IC developed for CD
circuits
CD players
Bipolar silicon monolithic IC
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
RF Signal Processing Servo Amplifier for CD Player
– 1 –
Absolute Maximum Ratings (Ta = 25°C)
• Supply voltage
• Operating temperature
• Storage temperature
• Allowable power dissipation
Recommended Operating Conditions
Operating supply voltage V
CXA2542AQ
48 pin QFP (Plastic)
V
Topr
Tstg
P
CC
D
CC
– V
EE
–65 to +150 °C
–20 to +75 °C
3.0 to 3.6 V
4.5 to 5.5 V
1400
12
E97920-PS
mW
V

Related parts for CXA2542AQ

CXA2542AQ Summary of contents

Page 1

... RF Signal Processing Servo Amplifier for CD Player Description The CXA2542AQ is a bipolar IC developed for CD player RF signal processing and servo control. Features • Automatic focus bias adjustment circuit • Automatic tracking balance and gain adjustment circuits • RF level control circuit • Interruption countermeasure circuit • ...

Page 2

... SENS SELECTOR ATSC OUTPUT DECODER TZC FZC DFCTO IFB1-6 FS1-4 BAL1-4 TRACKING TOG1-4 PHASE COMPENSATION V CC FS1 FS2 – 2 – CXA2542AQ IIL V CC TTL INT IIL TTL TTL IIL V CC TG1-2 TM1-7 PS1-4 ISET ...

Page 3

... CXA2542AQ Description Focus error input. Connects the capacitor for defect time constant. Ground this pin through a capacitor for cutting the focus servo high- frequency gain. External time constant setting pin for boosting the focus servo low- frequency ...

Page 4

... CXA2542AQ Description External time constant setting pin for switching the tracking high-frequency gain. External time constant setting pin for switching the tracking high-frequency gain. Peak frequency setting pin for focus and tracking phase compensation amplifier ...

Page 5

... Outputs FZC, DFCT1, TZC, BALH, 147 TGH, FOH, ATSC, and others according to the command from CPU. Outputs DFCT2, MIRR, BALL, TGL, 100k FOL, and others according to the command from the CPU. 20k 147 40k Focus OK comparator output. 100k – 5 – CXA2542AQ Description ...

Page 6

... The RF amplifier gain is determined 10k 10k by the resistance connected between this pin and RFO pin. RF summing amplifier output. Used for the defect capacitance coupling. 50µ 147 External time constant setting pin during RF level control. 50µ 10µ – 6 – CXA2542AQ Description ...

Page 7

... RF I-V amplifier inverted input. 147 Connect these pins to the photo diode and pins. 8.65k 100µ 12p 260k F I-V and E I-V amplifier inverted input. 147 Connect these pins to photo diodes F and E pins. 500 10µ Negative power supply – 7 – CXA2542AQ Description ...

Page 8

... CXA2542AQ Description Tracking error amplifier output. E-F signal is output. Connects the capacitor for defect time constant. Comparator input for balance adjustment. (Input from TEO through LPF) Window comparator input for ATSC detection. ...

Page 9

... Equivalent circuit 120 50 15k (V 120 VC 54k 147 7µ Focus zero-cross comparator input. 6k 300k 10µ 25p Focus error amplifier output. 147 Connected internally to the window comparator input for bias 174k 10µ adjustment. 300µ – 9 – CXA2542AQ Description + V )/2 DC voltage output ...

Page 10

... Output gain difference with V17 IFB4: ON, BIAS0: reference 3B7 48 Output gain difference with V18 IFB5: ON, BIAS0: reference 3AF 48 Output gain difference with V19 IFB6: ON, BIAS0: reference 39F 48 Output gain difference with V20 – 10 – CXA2542AQ = 1.5V 1.5V, Topr = 25° Min. Typ. Max. Unit 12.0 18.5 25.0 mA –18.5 –12.0 mA – ...

Page 11

... V1 = 1VDC, TOG: OFF 308 BAL1 3C4 364µA 34 3C4 439µA 3C4 515µA 3C4 35 34 0.8mA sink I1 = 515µA, 34 3C0 35 LD: OFF – 11 – CXA2542AQ Min. Typ. Max. Unit –5 mV –35 –20 – 7.2 10.2 13.2 7.2 10.2 13.2 dB 1.2 4.2 7.2 ...

Page 12

... Input voltage when TG2 (Pin 9) goes from Vcc/2 to Vcc Input voltage when TG2 (Pin goes from Vcc/2 to Vcc Pin 44 voltage when SENS1 (Pin 23 – 12 – CXA2542AQ Min. Typ. Max. Unit 725 1330 1935 mV 315 915 1515 mV –211 mV –1421 –816 – ...

Page 13

... Measures at SENS1 pin. 36 Measures at SENS1 pin. 36 Measures at SENS1 pin. 36 Measures at SENS1 pin. – 13 – CXA2542AQ Min. Typ. Max. Unit –20 –5 mV –35 168 193 218 mV 127 145 163 mV –510 –450 mV –560 50 — — dB — ...

Page 14

... CXA2542AQ ...

Page 15

... FZC FEO 0.1µ 680k 0.1µ 10k 4.7µ 510k 100k 0.033µ 10k 2200p 0.1µ DRIVER – 15 – CXA2542AQ MICRO COMPUTER 0.068µ DSP SENS2 SENS1 23 C. OUT 22 XRST 21 DATA 20 XLT 19 CLK 18 Vcc Vcc 17 60k ...

Page 16

... VB – 2V3 RFO 10k = –3 {–58k (iPD1 + iPD2 – 2V3} + V3, and the setting V3, then V = 174k (iPD1 + iPD2 RFO 32 58k 10k VA V1 PD1 IV AMP VC 58k 10k VB V2 PD2 IV AMP VC – 16 – CXA2542AQ 30k RF_M RF_O 31 FOK DEFECT RF SUMMING AMP V3 ...

Page 17

... FE AMP R6 174k FOCUS PHASE VC COMPENSATION VIN > VIN < FOH 20mV VIN VC FOL VL VIN > VIN < –20mV VC iPD1) – (–58k iPD2)} – 17 – CXA2542AQ FEO 48 R10 10k FEI 10k 2200p GND GND FE_M 6 R11 R8 100k 100k FE_O 5 DRIVER VC ...

Page 18

... Focus bias fine adjustment Fine adjustment is performed by turning the focus bias adjustment switches (IFB1 to IFB6) ON and OFF while monitoring a DSP jitter meter with the microcomputer. The 6-bit focus bias adjustment switches are controlled with commands. D11 D6 001110 ) < 50mV – 18 – CXA2542AQ ...

Page 19

... VIN R18 – 15k + –20mV VC VH 200mV VC VIN VC 150mV 403k R3 – 19 – CXA2542AQ VIN > VIN < BALH SENS1 23 BALL VL VIN > SENS VIN < SELECTOR VIN > VIN < TGH SENS2 CPU 24 TGL VL VIN > VIN < ...

Page 20

... When the TEO signal level is low and TGH (SENS1 pin) does not go Low, the gain should be raised with the TGFL command for adjustment. If the adjustment does not bring the result of Low, check the pulse duty of TGL (SENS2 pin). V < V < < V < (2) (3) – 20 – CXA2542AQ D11 D6 001100 ) D11 D6 001101 ) ...

Page 21

... FOK R7 13k 31 RF_O R9 41k R13 and controlling the laser power in sync with the L according to the results of comparison with the L variable range L – 21 – CXA2542AQ LDON VREF V EE LPC ON/OFF 50%/30% 670mV VC 0.684V for 4.5V or more 0.57V for 3.6V or less 33 C4 1µ ...

Page 22

... Center Voltage Generation Circuit (The figure below shows a single voltage application; Connect to GND for dual power supplies.) The maximum current is approximately ±3mA. The output impedance is approximately 30k 30k V EE Connected internally to the GND pin. EE – 22 – CXA2542AQ ...

Page 23

... FS4 68k Focus 100k phase Compensation 50k 40k 11µ 50k FS2 FLB FSET SRCH 0.015µ 0.1µ 510k 4.7µ – 23 – CXA2542AQ SENS1 23 FOCUS COIL FE_O 5 100k FE_M 6 22µ 60k ISET 16 FS1 Charge up resistance; however However, changing this EE 10%. ...

Page 24

... The capacitor connected between Pins 8 and time constant to cut the high-frequency gain when TG2 is OFF. The peak frequency of the tracking phase compensation is approximately 1.2kHz when a 510k resistance is connected to Pin 10. In the CXA2542AQ, TG1 and TG2 are inter-linked switches. To jump tracks in FWD and REV directions, turn TM3 or TM4 ON. During this time, the peak voltage applied to the tracking coil is determined by the TM3 or TM4 current and the feedback resistance from Pin 11 ...

Page 25

... Sled kick current (TM5 and TM6 current, when during 1X$ commands Use external resistance of between 30k and 240k . Using external resistance outside this range may cause oscillation approximately 1.27V – 25 – CXA2542AQ ...

Page 26

... FOCUS OK AMP FOCUS OK COMPARATOR – V –0.51V. RFI RFO d DEFECT COMPARATOR DEFECT BOTTOM HOLD 0.01µ INTERRUPTION –0.5V COMPARATOR – 26 – CXA2542AQ V CC 20k FOK 25 DFCT2 FLIP FLOP SENS2 24 c SENS 23 SENS1 SELECTOR e DFCT1 DEFECT SW d BOTTOM HOLD (2) ...

Page 27

... Low; when between tracks (mirrored portion High; and when a defect is detected High. The mirror hold time constant must be sufficiently large compared with the traverse signal. 1V MIRROR HOLD AMP 51k 22k H PEAK & BOTTOM 1 J HOLD I MIRR MIRROR COMPARATOR – 27 – CXA2542AQ 0.033µ 1. SENS 24 SENS2 SELECTOR ...

Page 28

... X X DFCT1 DFCT2 X X TZC MIRR (HIGH-Z) (HIGH-Z) DATA – 28 – CXA2542AQ SENS2 24 SENS1 SENS2 D0 X BALH BALL X TGH TGL X FOH FOL H X ATSC (HIGH-Z) ...

Page 29

... The input data to operate this IC is configured as 8-bit/12-bit data; however, below, this input data is represented by 2-digit hexadecimal numerals in the form $XX, where hexadecimal numeral between 0 and F/$XXX for 12-bit. Commands for the CXA2542AQ can be broadly divided into four groups ranging in value from $0X, $1X, $2X, $3XX. 1. $0X (FZC at SENS1 pin (Pin 23), H (Hi-Z) at SENS2 pin (Pin 24)) These commands are related to the focus servo control ...

Page 30

... Drive voltage Focus error SENS1 (FZC) Focus Fig. 3. S-curve $03 $08 The instant when the signal is brought into focus. Fig. 4. Focus ON timing chart – 30 – CXA2542AQ The broken lines in the figure indicate the voltage assuming the signal not in focus. ...

Page 31

... RF envelope and the tracking error is 180° out-of-phase to cut the unneeded portion of the tracking error and apply braking TG1, TG2 Brake Sled kick circuit level ON/OFF ON/OFF – 31 – CXA2542AQ Transfer $08 F. OK? NO YES FZC ? NO YES Latch (B) Sled kick level D1 D0 ...

Page 32

... From outer to inner track Fig. 7. Internal waveform Tracking control 00 off 01 Servo ON 10 F-JUMP 11 R-JUMP TM1, TM3, TM4, – 32 – CXA2542AQ TM7 Low: open High: make [ H] ("MIRR") ("TZC") Braking is applied from here Sled control 00 off 01 Servo ON 10 F-FAST FORWARD ...

Page 33

... and sending a latch pulse with and does not change the balance switch settings. START C.OUT is the frequency high enough ? YES SENS1/2 Balance OK ? Adjustment Completed Balance adjustment START TOG1 to TOG4 Switch control SENS1/2 GAIN YES Adjustment Completed Gain adjustment – 33 – CXA2542AQ NO ...

Page 34

... The control limit is ±30% with and ±50% with • LDON The laser diode can be turned ON and OFF by setting D2 with and The laser diode is ON with and OFF with START SENS1/2 BIAS YES Adjustment Completed Focus bias adjustment method – 34 – CXA2542AQ ...

Page 35

... The interruption countermeasure circuit is forcibly turned OFF regardless of the command when the tracking gain is increased. (including when the gain is increased by ATSC) Even if DFCT is disabled, the interruption countermeasure circuit operates when INT is enabled. side and TG2 is OFF. Even if TG1 and TG2 are in NORMAL – 35 – CXA2542AQ ...

Page 36

... Low level input voltage V IL High level input voltage WCK h Min. Typ. 500 500 500 500 1000 1000 (V – – 0 – 36 – CXA2542AQ 3.0V) CC Max. Unit 1 MHz 0 ...

Page 37

... CXA2542AQ ...

Page 38

... CXA2542AQ ...

Page 39

... CXA2542AQ 1: OFF 0: ON • FS2 OFF • FS4 In the Block Diagram side 0: SW side In the Block Diagram side 0: SW side • TG2 1: OFF 0: ON • BRAKE When D2 in Fig ...

Page 40

... CXA2542AQ Notes) • TM1/TM2 In the Block Diagram side 0: SW side • TM3/TM4/TM5/TM6 OFF ...

Page 41

... CXA2542AQ RDF ATSC LDON LPCL LPC DFCT CT2 — — — — — E — — — — — E — E — — ...

Page 42

... CXA2542AQ RDF ATSC LDON LPCL LPC DFCT CT2 — — — — — D — — — — — D — — — — — ...

Page 43

... CXA2542AQ RDF ATSC LDON LPCL LPC DFCT CT2 — — — — — — — — — — — — — — — — — ...

Page 44

... CXA2542AQ RDF ATSC LDON LPCL LPC DFCT CT2 — — — — — — — — — — — — — — — — — ...

Page 45

... CXA2542AQ RDF ATSC LDON LPCL LPC DFCT CT2 — — — ...

Page 46

... CXA2542AQ RDF ATSC LDON LPCL LPC DFCT CT2 ...

Page 47

... ADDRESS D10 – 47 – CXA2542AQ HEX $00 $10 $20 DATA HEX $300 $340 $380 $3D0 ...

Page 48

... Vcc Vsat (NPN Measurement pin Conditions C = 0.1µF FLB 0.1µF FGD 0.1µF TGU and controlling the laser power in sync with the L – 48 – CXA2542AQ V CC 20k FOK Typ. Unit 21 deg 13 dB –125 deg 26 ...

Page 49

... SONY CODE QFP-48P-L04 EIAJ CODE QFP048-P-1212-B JEDEC CODE 48PIN QFP (PLASTIC 0.15 0.3 – 0.1 ± 0. 0.35 2.2 – 0.15 PACKAGE STRUCTURE PACKAGE MATERIAL LEAD TREATMENT LEAD MATERIAL PACKAGE WEIGHT – 49 – CXA2542AQ + 0.1 0.15 – 0.05 0.15 + 0.2 0.1 – 0.1 EPOXY RESIN SOLDER / PALLADIUM PLATING COPPER / 42 ALLOY 0.7g ...

Related keywords