CXD3503R Sony, CXD3503R Datasheet
![no-image](/images/manufacturer_photos/0/6/619/sony_sml.jpg)
CXD3503R
Available stocks
Related parts for CXD3503R
CXD3503R Summary of contents
Page 1
... Color Shading Correction IC for Liquid Crystal Projectors Description The CXD3503R is a color shading correction IC for Sony data projectors. Used together with the Sony LCD driver CXA2111R or CXA2112R, this IC corrects color shading caused by the LCD panel structure or the optical system. This IC has a built-in SRAM and D/A converter, and 16 horizontal and 13 vertical correction points can be set via a serial interface ...
Page 2
... Buff. Memory Memory controller (SRAM) Operation block V up/down counter Main H up/down Memory counter (SRAM) Data Serial I/F Block – 2 – CXD3503R 6bit DAC 36 DACO2 37 BFIN2 38 Buff. AOUT2 6bit DAC 41 DACO1 42 BFIN1 AOUT1 43 Buff. 6bit DAC ...
Page 3
... DACKI I DAC clock input (Connect to DACKO.) 33 OLIM I Digital data output limiter (H: Hi-Z, L: digital data output — Digital Description (5V) (5V) – 3 – CXD3503R Processing for internal input — — — — — — — — — — — — ...
Page 4
... Clear (L: system clear — Digital GND SS 63 CKI I Master clock input 64 SLCK I Clock switching (H: Internal 1/2 frequency divider used.) Description – 4 – CXD3503R Processing for internal input — — — — — — — — — — — — — — ...
Page 5
... TTL input 2.5 TTL Schmitt input I = –4mA V – 2 4mA OL – During high impedance –10 output 60 45 During 41MHz operation – 5 – CXD3503R = 0V, Topr = –40 to +85°C) SS Applicable pins Typ. Max. Unit 5 ...
Page 6
... SCLK 50% ts1 th1 SDAT 50 5.0 ± 0.5V Item Min 5.0 ± 0.5V Item th0 twH 50% 50% – 6 – CXD3503R = 0V, Topr = –40 to +85°C) SS Typ. Max. Unit 12 — — ns 0.5 — — — 50 — 0V, Topr = –40 to +85°C) SS Min. Typ. Max. 8Tns — ...
Page 7
... Min. – 4.95 1.5 to 5.0 1 Symbol Min 4.95 1.7 to 4.5 1 – 7 – CXD3503R = 5.0V 0V, VRH – VRL = 1.0V Typ. Max. Unit — 6 Bits — 30 MPS — ±0.5 LSB — ±0.5 LSB 213 286 (V = 5.0V Typ. ...
Page 8
... Tdl Output N – 1 Output N 6-Bit D/A Converter VRH AOUT VRL CLK Operational Amplifier STBB : Internal pin – 8 – CXD3503R = 0V, VRH – VRL = 1.0V 30pF) L Typ. Max. Unit — — — — ns — — — — 35 — DACOn AOUTn ...
Page 9
... L: CKI input is selected. The selected clock is an internal master clock.) 17, 35, 49 24, 34 Power supply inputs. Do not raise either analog power supply or digital power supply Description and use it. DD depending on the output voltage level, so – 9 – CXD3503R ...
Page 10
... The Sony timing generator ICs (CXD2464R, CXD3500R) pulses of the same name satisfy the above conditions. System clear pin input Set the system clear pin (XCLR: Pin 61 and apply a forced reset in order to initialize the internal circuits during power-on. selector Video signal – 10 – CXD3503R Internal master clock (41MHz or less) ...
Page 11
... Vertical correction point interval Set by VINT4 to 0 and ANM5 to 0 Assuming ANM5 VINT – 11 – CXD3503R VINT line( lines ) ) + 1 a ...
Page 12
... SRAM. sub addr. data Setting block 01h Correction point data 0 (SRAM0) 02h Correction point data 1 (SRAM1) 04h Correction point data 2 (SRAM2) 08h Timing control data 208 words (16 horizontal points, 13 vertical points) SRAM. The set – 12 – CXD3503R data data ...
Page 13
... VINT4 VINT3 — ANM5 ANM4 ANM3 1/A6 1/A5 1/A4 1/A3 HPOL VSPOL DWN RGT INIT5 INIT4 INIT3 13). Horizontal direction Specified by HB Specified by HE – 13 – CXD3503R HE2 HE1 HE0 VE2 VE1 VE0 HP2 HP1 HP0 HINT2 HINT1 HINT0 VP2 VP1 VP0 VINT2 VINT1 ...
Page 14
... Example 2) Inputting a dot clock 65MHz signal to a XGA panel (1024 If 1/2 the dot clock is input as the master clock and the mode with internal 1/2 frequency division (SLCK used: HINT = (1024 ÷ 16 ÷ 4) – Internal clock DACO Set by HP7 to 0 Set by HINT fm, n – 14 – CXD3503R 600) 768) fm HINT = 15 ...
Page 15
... Example) ANM = 50: 1/50 (decimal) = 0.000001010010 (binary) Set the 6th to 12th digits. Example) ANM = 64: 1/64 (decimal) = 0.000001000000 (binary) Set the 6th to 12th digits. VST HSYNC DACO VINT VINT VINT ANM – 15 – CXD3503R 2 ANM – 1 ANM – 1 0’ 0’ VINT ...
Page 16
... AOUT2, 1 and 0 and digital outputs DOUT25 to 20 and are all high impedance at this time. INIT5 to 0 This sets the DACO output level when correction is off. When serial data HSOFF is set to L, the data for this setting is output regardless of the correction data set in the RAM. – 16 – CXD3503R ...
Page 17
... CXD3503R ...
Page 18
... LPF LPF Analog CXD3503R From TG CXD3500R – 18 – CXD3503R Digital DACKI DACKO 31 30 DOUT25 DOUT24 29 DOUT23 28 DOUT22 27 DOUT21 26 DOUT20 DOUT15 23 DOUT14 ...
Page 19
... SONY CODE LQFP064-P-1010-AY EIAJ CODE JEDEC CODE 64PIN LQFP (PLASTIC) 12.0 ± 0.2 10.0 ± 0 0.08 0.18 – 0.03 0.1 M 0.1 ± 0.1 0° to 10° DETAIL A PACKAGE STRUCTURE PACKAGE MATERIAL LEAD TREATMENT LEAD MATERIAL PACKAGE WEIGHT – 19 – CXD3503R 0.15 ± 0.05 0.1 A 1.7 MAX EPOXY RESIN SOLDER PLATING 42 ALLOY 0.3g ...