CS51313GDR16 Cherry Semiconductor Corporation, CS51313GDR16 Datasheet
CS51313GDR16
Available stocks
Related parts for CS51313GDR16
CS51313GDR16 Summary of contents
Page 1
... Available Externally Package Options 16 Lead SO Narrow VID0 COMP 1 VID1 C OFF VID2 PWRGD VID3 OVP V GATE(L) REF Gnd VID4 V GATE( OUT CC Cherry Semiconductor Corporation 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885-3600 Fax: (401)885-5786 Email: info@cherry-semi.com Web Site: www.cherry-semi.com A Company ® ...
Page 2
Operating Junction Temperature, T Lead Temperature Soldering Reflow (SMD styles only ...
Page 3
Electrical Characteristics: 0˚C < T 2.0V DAC Code ( ID4 ID3 ID2 PARAMETER Error Amplifier V Bias Current 0.2V ≤V FB COMP Source Current V COMP Sink Current V Open Loop Gain C Unity Gain Bandwidth C ...
Page 4
Electrical Characteristics: 0˚C < T 2.0V DAC Code ( ID4 ID3 ID2 PARAMETER Line Regulation Input Threshold Input Pull-up Resistance Pull-up Voltage Bandgap Reference Voltage V REF GATE(H) and GATE(L) High Voltage at 100mA Low Voltage at ...
Page 5
Electrical Characteristics: 0˚C < T 2.0V DAC Code ( ID4 ID3 ID2 PARAMETER General Electrical Specifications V Monitor Start Threshold CC V Monitor Stop Threshold CC Hysteresis V Supply Current CC Note 1: All pins are rated ...
Page 6
Figure 1: Gate(H) and Gate(L) Falltime vs. Load Capacitance. 150 V = 12V 125 25°C A 100 2000 4000 6000 8000 Load Capacitance (pF) Figure 2: Gate(H) and Gate(L) Risetime vs. Load ...
Page 7
TM The V control method is illustrated in Figure 6. The out- put voltage is used to generate both the error signal and the ramp signal. Since the ramp signal is simply the output voltage affected by ...
Page 8
In this case, it will be 1. for Figure 7 the ratio of resistor R1 to resistor R2 is CLOCK ( where ...
Page 9
Duty Cycle = V 0.27V / 3.54V = 7% ≈ 5.2% Figure 10: Pulse-by-Pulse Regulation during Soft Start (2µs/div). Channel 1 - Regulator Output Voltage (0.2V/div) Channel 2 – Inductor Switching Node (5V/div) Channel (10V/div) CC Channel ...
Page 10
Slope Compensation 2 TM The V control method uses a ramp signal, generated by the ESR of the output capacitors, that is proportional to the ripple current through the inductor. To maintain regula tion, the V control loop ...
Page 11
The CPU V tolerance can be affected by any or all CC(CORE) of the following reasons: 1) buck regulator output voltage setpoint accuracy; 2) output voltage change due to discharging or charging of the bulk decoupling capacitors during a load ...
Page 12
The total change in output voltage as a result of a load cur- rent transient can be verified by the following formula: = ∆V + ∆V ∆V OUT ESR ESL Step 3: Selection of the Duty Cycle, Switching Frequency, Switch ...
Page 13
The designer must also verify that the inductor value yields reasonable inductor peak and valley currents (the inductor current is a triangular waveform L(PEAK) OUT where I = inductor peak current; L(PEAK load current; ...
Page 14
(dI/dt) MAX where L = input inductor value; IN ∆V = voltage seen by the input inductor during a full load swing; (dI/dt) = maximum allowable input current slew MAX rate (0.1A/µs for a Pentium® II ...
Page 15
I = maximum switching MOSFET RMS current; RMS( inductor peak current; L(PEAK inductor valley current; L(VALLEY Duty Cycle. Once the RMS current through the switch is known, the switching MOSFET conduction losses can ...
Page 16
P = upper MOSFET gate driver (IC) losses; GATE( total upper MOSFET gate charge; GATE( switching frequency upper MOSFET gate voltage. GATE(H) The lower (synchronous) MOSFET gate driver (IC) losses are: P ...
Page 17
V DAC(MIN DROOP(TYP) 1+R DROOP(TOLERANCE) ® Example: for a 450MHz Pentium II, the DC accuracy spec is 1.93 < V < 2.07V, and the AC accuracy spec is CC(CORE) 1.9V < V < 2.1V. The CS51313 DAC output ...
Page 18
For most PCBs the copper thickness 35µm (1.37 mils) for one ounce copper; ρ = 717.86µΩ-mil. For a CPU load of 16A the resistance needed to create a 50mV drop at full load is: 50mV 50mV R = ...
Page 19
Keep the inductor switching node small by placing the output inductor, switching and synchronous FETs close together. 7) The MOSFET gate traces to the IC must be as short, straight, and wide as possible. 8) Use fewer, but larger ...
Page 20
... PACKAGE DIMENSIONS IN mm (INCHES) Lead Count Metric Max 16L SO Narrow 10.00 1.27 (.050) 0.40 (.016) REF: JEDEC MS-012 Ordering Information Part Number Description CS51313GD16 16L SO Narrow CS51313GDR16 16L SO Narrow (tape & reel) Rev. 3/11/99 Package Specification D Thermal Data English R Min Max Min ΘJC 9.80 .394 .386 R Θ ...