SC91312 Alliance Semiconductor, SC91312 Datasheet

no-image

SC91312

Manufacturer Part Number
SC91312
Description
TONE / PULSE DIALER WITH REDIAL FUNCTION
Manufacturer
Alliance Semiconductor
Datasheet
REF
September 2005
rev 1.6
General Features
Functional Description
ASM5P2309A is a versatile, 3.3V zero-delay buffer
designed to distribute high-speed clocks. It accepts one
reference input and drives out nine low-skew clocks. It is
available in a 16-pin package. The ASM5P2305A is the
eight-pin version of the ASM5P2309A. It accepts one
reference input and drives out five low-skew clocks.
The -1H version of the ASM5P23XXA operates at up to
Block Diagram
2575 Augustine Drive • Santa Clara, CA • Tel: 408.855.4900 • Fax: 408.855.4999 • www.alsc.com
ASM5P2305A
15MHz to 133MHz operating range, compatible
with CPU and PCI bus frequencies.
Zero input - output propagation delay.
Multiple low-skew outputs.
Less than 200 pS cycle-to-cycle jitter is compatible
with Pentium
Test Mode to bypass PLL (ASM5P2309A only,
Refer Select Input Decoding Table).
Available in 16pin 150-mil SOIC, 4.4 mm TSSOP
(ASM5P2309A), and in 8pin 150-mil SOIC
package (ASM5P2305A).
3.3V operation, advanced 0.35µ CMOS
technology.
PLL
Output-output skew less than 250pS.
Device-device skew less than 700pS.
One input drives 9 outputs, grouped as
One input drives 5 outputs (ASM5P2305A).
4 + 4 + 1(ASM5P2309A).
®
based systems.
Notice: The information in this document is subject to change without notice.
CLKOUT
CLK1
CLK2
CLK3
CLK4
3.3V Zero Delay Buffer
Alliance Semiconductor
REF
133MHz frequencies, and has higher drive than the -1
devices. All parts have on-chip PLLs that lock to an input
clock on the REF pin. The PLL feedback is on-chip and is
obtained from the CLKOUT pad.
The ASM5P2309A has two banks of four outputs each,
which can be controlled by the Select inputs as shown in
the Select Input Decoding Table. The select input also
allows the input clock to be directly applied to the outputs
for chip and system testing purposes.
Multiple ASM5P2309A and ASM5P2305A devices can
accept the same input clock and distribute it. In this case
the skew between the outputs of the two devices is
guaranteed to be less than 700pS.
All outputs have less than 200pS of cycle-to-cycle jitter.
The input and output propagation delay is guaranteed to be
less than 350pS, and the output to output skew is
guaranteed to be less than 250pS.
The ASM5P2309A and the ASM5P2305A are available in
two different configurations, as shown in the ordering
information table. The ASM5P2305A-1/ ASM5P2309A-1 is
the base part. The ASM5P2305A-1H/ ASM5P2309A-1H is
the high drive version of the -1 and its rise and fall times
are much faster than -1 part.
S2
S1
PLL
ASM5P2309A
Select Input
Decoding
MUX
ASM5P2309A
ASM5P2305A
CLKOUT
CLKA1
CLKA2
CLKA3
CLKA4
CLKB1
CLKB2
CLKB3
CLKB4

Related parts for SC91312

SC91312 Summary of contents

Page 1

... The ASM5P2305A-1H/ ASM5P2309A-1H is the high drive version of the -1 and its rise and fall times are much faster than -1 part. PLL REF CLKOUT CLK1 CLK2 CLK3 S2 CLK4 S1 ASM5P2309A Alliance Semiconductor ASM5P2309A ASM5P2305A CLKOUT MUX CLKA1 CLKA2 CLKA3 CLKA4 CLKB1 Select Input Decoding CLKB2 ...

Page 2

September 2005 rev 1.6 Select Input Decoding for ASM5P2309A S2 S1 Clock Three-state 0 1 Driven 1 0 Driven 1 1 Driven Notes: 1. This output is driven and has an internal feedback for the ...

Page 3

September 2005 rev 1.6 Pin Configuration Pin Description for ASM5P2309A Pin # Pin Name 2 1 REF Input reference frequency, 5V tolerant input 3 2 CLKA1 Buffered clock output, bank CLKA2 Buffered clock output, bank A 4 ...

Page 4

September 2005 rev 1.6 Pin Description for ASM5P2305A Pin # Pin Name 2 1 REF Input reference frequency, 5V-tolerant input 3 2 CLK2 Buffered clock output 3 3 CLK1 Buffered clock output 4 GND Ground 3 5 CLK3 Buffered clock ...

Page 5

September 2005 rev 1.6 Absolute Maximum Ratings Parameter Supply Voltage to Ground Potential DC Input Voltage (Except REF) DC Input Voltage (REF) Storage Temperature Max. Soldering Temperature (10 sec) Junction Temperature Static Discharge Voltage (As per JEDEC STD22- A114-B) Note: ...

Page 6

September 2005 rev 1.6 Electrical Characteristics for ASM5P2305A and ASM5P2309A - Commercial Temperature Devices Parameter Description 5 V Input LOW Voltage Input HIGH Voltage IH I Input LOW Current IL I Input HIGH Current ...

Page 7

September 2005 rev 1.6 Switching Characteristics for ASM5P2305A-1H and ASM5P2309A-1H Commercial Temperature Devices Parameter Description 1/t Output Frequency 1 8 Duty Cycle = ( 100 Duty Cycle = ( ...

Page 8

September 2005 rev 1.6 Electrical Characteristics for ASM5I2305A and ASM5I2309A Industrial Temperature Devices Parameter Description 10 V Input LOW Voltage Input HIGH Voltage IH I Input LOW Current IL I Input HIGH Current Output ...

Page 9

September 2005 rev 1.6 Switching Characteristics for ASM5I2305A-1H and ASM5I2309A-1H - Industrial Temperature Devices Parameter Description 1/t Output Frequency 1 12 Duty Cycle = ( 100 Measured at 1.4V Duty Cycle = ...

Page 10

September 2005 rev 1.6 Switching Waveforms Duty Cycle Timing 1.4 V 1.4 V All Outputs Rise/Fall Time 2.0 V 2.0 V 0.8 V 0.8 V OUTPUT Output - Output Skew 1.4 V ...

Page 11

September 2005 rev 1.6 Test Circuits TEST CIRCUIT # CLKOUT 0.1uF OUTPUTS V DD 0.1uF GND GND Notice: The information in this document is subject to change without notice. TEST CIRCUIT # 2 0.1uF CLOAD 0.1uF GND ...

Page 12

September 2005 rev 1.6 Package Information Symbol θ Notice: The information in this document is subject to change without notice. 8-lead (150-mil) SOIC Package ...

Page 13

September 2005 rev 1.6 8-lead Thin Shrunk Small Outline Package (4.40-MM Body Symbol A A1 0.002 A2 0.033 B 0.008 c 0.004 D 0.114 E 0.169 0.020 θ Notice: The information in this document ...

Page 14

September 2005 rev 1 Symbol A 0.053 A1 0.004 A2 0.049 B 0.013 C 0.008 D 0.386 E 0.150 e H 0.228 h 0.010 L 0.016 θ Notice: The information in this document is subject ...

Page 15

September 2005 rev 1.6 16-lead Thin Shrunk Small Outline Package (4.40-MM Body Symbol θ Notice: The information in this document is subject to ...

Page 16

September 2005 rev 1.6 Ordering Codes Ordering Code ASM5P2309A-1-16-ST 5P2309A-1 ASM5I2309A-1-16-ST 5I2309A-1 ASM5P2309A-1-16-SR 5P2309A-1 ASM5I2309A-1-16-SR 5I2309A-1 ASM5P2309A-1-16-TT 5P2309A-1 ASM5I2309A-1-16-TT 5I2309A-1 ASM5P2309A-1-16-TR 5P2309A-1 ASM5I2309A-1-16-TR 5I2309A-1 ASM5P2309A-1H-16-ST 5P2309A-1H ASM5I2309A-1H-16-ST 5I2309A-1H ASM5P2309A-1H-16-SR 5P2309A-1H ASM5I2309A-1H-16-SR 5I2309A-1H ASM5P2309A-1H-16-TT 5P2309A-1H ASM5I2309A-1H-16-TT 5I2309A-1H ASM5P2309A-1H-16-TR 5P2309A-1H ASM5I2309A-1H-16-TR 5I2309A-1H ...

Page 17

September 2005 rev 1.6 Ordering Codes (cont’d) Ordering Code Marking ASM5P2309AF-1-16-ST 5P2309AF-1 ASM5I2309AF-1-16-ST 5I2309AF-1 ASM5P2309AF-1-16-SR 5P2309AF-1 ASM5I2309AF-1-16-SR 5I2309AF-1 ASM5P2309AF-1-16-TT 5P2309AF-1 ASM5I2309AF-1-16-TT 5I2309AF-1 ASM5P2309AF-1-16-TR 5P2309AF-1 ASM5I2309AF-1-16-TR 5I2309AF-1 ASM5P2309AF-1H-16-ST 5P2309AF-1H ASM5I2309AF-1H-16-ST 5I2309AF-1H ASM5P2309AF-1H-16-SR 5P2309AF-1H ASM5I2309AF-1H-16-SR 5I2309AF-1H ASM5P2309AF-1H-16-TT 5P2309AF-1H ASM5I2309AF-1H-16-TT 5I2309AF-1H ASM5P2309AF-1H-16-TR 5P2309AF-1H ...

Page 18

September 2005 rev 1.6 Ordering Codes (cont’d) Ordering Code Marking ASM5P2309AG-1-16-ST 5P2309AG-1 ASM5I2309AG-1-16-ST 5I2309AG-1 ASM5P2309AG-1-16-SR 5P2309AG-1 ASM5I2309AG-1-16-SR 5I2309AG-1 ASM5P2309AG-1-16-TT 5P2309AG-1 ASM5I2309AG-1-16-TT 5I2309AG-1 ASM5P2309AG-1-16-TR 5P2309AG-1 ASM5I2309AG-1-16-TR 5I2309AG-1 ASM5P2309AG-1H-16-ST 5P2309AG-1H ASM5I2309AG-1H-16-ST 5I2309AG-1H ASM5P2309AG-1H-16-SR 5P2309AG-1H ASM5I2309AG-1H-16-SR 5I2309AG-1H ASM5P2309AG-1H-16-TT 5P2309AG-1H ASM5I2309AG-1H-16-TT 5I2309AG-1H ASM5P2309AG-1H-16-TR 5P2309AG-1H ...

Page 19

... F = LEAD FREE AND RoHS COMPLIANT PART G = GREEN PACKAGE PART NUMBER X= Automotive (-40C to +125C Reserved 2 = Non PLL based 3 = EMI Reduction 4 = DDR support products 5 = STD Zero Delay Buffer ALLIANCE SEMICONDUCTOR MIXED SIGNAL PRODUCT 3.3V Zero Delay Buffer ASM5P2309A ASM5P2305A U = MSOP E = TQFP L = LQFP U = MSOP P = PDIP D = QSOP ...

Page 20

... Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to Alliance Semiconductor, dated 11-11-2003 © Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies ...

Related keywords