GAL16V8B-10LJ Lattice Semiconductor Corp., GAL16V8B-10LJ Datasheet
GAL16V8B-10LJ
Available stocks
Related parts for GAL16V8B-10LJ
GAL16V8B-10LJ Summary of contents
Page 1
... Copyright © 1996 Lattice Semiconductor Corporation CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation ...
Page 2
... PART NUMBER DESCRIPTION GAL16V8C Device Name GAL16V8B Speed (ns Low Power Q = Quarter Power ...
Page 3
OUTPUT LOGIC MACROCELL (OLMC) The following discussion pertains to configuring the output logic macrocell. It should be noted that actual implementation is ac- complished by development software/hardware and is completely transparent to the user. There are three global OLMC configuration ...
Page 4
REGISTERED MODE In the Registered mode, macrocells are configured as dedicated registered outputs or as I/O functions. Architecture configurations available in this mode are similar to the common 16R8 and 16RP4 devices with various permutations of polarity, I/O and register ...
Page 5
REGISTERED MODE LOGIC DIAGRAM 1 0 0000 0224 2 0256 0480 3 0512 0736 4 0768 0992 5 1024 1248 6 1280 1504 7 1536 1760 8 1792 2016 9 DIP & PLCC Package Pinouts 2128 28 PTD 4 8 ...
Page 6
COMPLEX MODE In the Complex mode, macrocells are configured as output only or I/O functions. Architecture configurations available in this mode are similar to the common 16L8 and 16P8 devices with programmable polarity in each macrocell six I/O's ...
Page 7
COMPLEX MODE LOGIC DIAGRAM 1 0000 0224 2 0256 0480 3 0512 0736 4 0768 0992 5 1024 1248 6 1280 1504 7 1536 1760 8 1792 2016 9 DIP & PLCC Package Pinouts 2128 ...
Page 8
SIMPLE MODE In the Simple mode, macrocells are configured as dedicated inputs or as dedicated, always active, combinatorial outputs. Architecture configurations available in this mode are similar to the common 10L8 and 12P6 devices with many permutations of generic output ...
Page 9
SIMPLE MODE LOGIC DIAGRAM 1 0000 0224 2 0256 0480 3 0512 0736 4 0768 0992 5 1024 1248 6 1280 1504 7 1536 1760 8 1792 2016 9 DIP & PLCC Package Pinouts 2128 ...
Page 10
ABSOLUTE MAXIMUM RATINGS Supply voltage V ....................................... –0.5 to +7V CC Input voltage applied .......................... –2 Off-state output voltage applied .......... –2 Storage Temperature ................................. –65 to 150 C Ambient Temperature with Power Applied ........................................ –55 ...
Page 11
AC SWITCHING CHARACTERISTICS TEST DESCRIPTION PARAMETER COND Input or I/O to Comb. Output Clock to Output Delay — Clock to Feedback Delay t su — Setup Time, Input or ...
Page 12
... MAX. Vin = MAX. Vin = 0.5V CC OUT = 0. 3. 15MHz Outputs Open = 0. 3. 15MHz Outputs Open = 3-76 Specifications GAL16V8B Specifications GAL16V8 ) ............................... ...........................– MIN. TYP. — Vss – 0.5 2.0 — — — — — — — ...
Page 13
... MAXIMUM 3-77 Specifications GAL16V8B Specifications GAL16V8 COM / IND IND COM / IND -10 -15 -20 -25 MAX. MIN. MAX. MIN. MAX. MIN — — — — — — ...
Page 14
SWITCHING WAVEFORMS INPUT or I/O FEEDBACK COMBINATIONAL OUTPUT Combinatorial Output INPUT or I/O FEEDBACK t dis COMBINATIONAL OUTPUT Input or I/O to Output Enable/Disable t wh CLK f 1/ max (w/o fb) Clock Width INPUT or I/O FEEDBACK CLK VALID ...
Page 15
... Input Pulse Levels Input Rise and GAL16V8B Fall Times GAL16V8C Input Timing Reference Levels Output Timing Reference Levels Output Load 3-state levels are measured 0.5V from steady-state active level. GAL16V8B Output Load Conditions (see figure) Test Condition 200 B Active High Active Low 200 ...
Page 16
ELECTRONIC SIGNATURE An electronic signature is provided in every GAL16V8 device. It contains 64 bits of reprogrammable memory that can contain user defined data. Some uses include user ID codes, revision num- bers, or inventory control. The signature data is ...
Page 17
POWER-UP RESET INTERNAL REGISTER Q - OUTPUT FEEDBACK/EXTERNAL OUTPUT REGISTER Circuitry within the GAL16V8 provides a reset signal to all reg- isters during power-up. All internal registers will have their Q t outputs set low after a specified time ( ...
Page 18
GAL 16V8C-5/-7: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS Normalized Tpd vs Vcc 1.2 PT H->L 1.1 PT L->H 1 0.9 0.8 4.50 4.75 5.00 5.25 5.50 Supply Voltage (V) Normalized Tpd vs Temp 1.3 PT H->L 1.2 PT L->H 1.1 ...
Page 19
GAL 16V8C-5/-7: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS Vol vs Iol 2 1.5 1 0.5 0 0.00 20.00 40.00 60.00 80.00 Iol (mA) Normalized Icc vs Vcc 1.20 1.10 1.00 0.90 0.80 4.50 4.75 5.00 5.25 Supply Voltage (V) Delta ...
Page 20
GAL 16V8B-7/-10: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS Normalized Tpd vs Vcc 1.2 PT H->L 1.1 PT L->H 1 0.9 0.8 4.50 4.75 5.00 5.25 5.50 Supply Voltage (V) Normalized Tpd vs Temp 1.3 PT H->L 1.2 PT L->H 1.1 ...
Page 21
GAL 16V8B-7/-10: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS Vol vs Iol 1 0.75 0.5 0.25 0 0.00 20.00 40.00 60.00 80.00 100.00 Iol (mA) Normalized Icc vs Vcc 1.20 1.10 1.00 0.90 0.80 4.50 4.75 5.00 5.25 Supply Voltage (V) ...
Page 22
GAL 16V8B-15/-25: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS Normalized Tpd vs Vcc 1.2 PT H->L 1.1 PT L->H 1 0.9 0.8 4.50 4.75 5.00 5.25 5.50 Supply Voltage (V) Normalized Tpd vs Temp 1.3 PT H->L 1.2 PT L->H 1.1 ...
Page 23
GAL 16V8B-15/-25: TYPICAL AC AND DC CHARACTERISTIC DIAGRAMS Vol vs Iol 2 1.5 1 0.5 0 0.00 20.00 40.00 60.00 80.00 100.00 Iol (mA) Normalized Icc vs Vcc 1.20 1.10 1.00 0.90 0.80 4.50 4.75 5.00 5.25 5.50 Supply Voltage ...