KM681000CLR-7L Samsung, KM681000CLR-7L Datasheet

no-image

KM681000CLR-7L

Manufacturer Part Number
KM681000CLR-7L
Description
KM681000CLR-7L128K x8 bit Low Power CMOS Static RAM
Manufacturer
Samsung
Datasheet
Revision History
products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.
Document Title
KM681000C Family
The attached data sheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and
Revision No.
128K x8 bit Low Power CMOS Static RAM
0.0
0.1
1.0
2.0
History
Initial draft
First revision
- Seperate read and write at I
Finalized
- Add 70ns speed bin for commercial product and 85ns speed
Revised
- Improved operating current
- Speed bin change
Add typical value.
I
I
Remove 45ns from commercial part
Remove 55ns and 100ns from industrial part.
bin for industrial.
I
CC
CC2
CC =
Read : 15mA
: 90mA
I
CC1
Read : 15mA, Write : 35mA
60mA
10mA(Remove write current)
CC
, I
CC1
1
Draft Date
November 22, 1995
April 15, 1996
September 5, 1996
November 5, 1997
CMOS SRAM
November 1997
Remark
Design target
Preliminary
Final
Final
Revision 2.0

Related parts for KM681000CLR-7L

KM681000CLR-7L Summary of contents

Page 1

... Remove 55ns and 100ns from industrial part. The attached data sheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices ...

Page 2

... Address Inputs N SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice. GENERAL DESCRIPTION The KM681000C families are fabricated by SAMSUNG s advanced CMOS process technology. The families support various operating temperature ranges and have various package types for user flexibility of system design. The fami- lies also support low data retention voltage for battery back- up operation with low data retention current ...

Page 3

... LL-pwr KM681000CLG-5 32-SOP, 55ns, L-pwr KM681000CLG-7 32-SOP, 70ns, L-pwr KM681000CLG-5L 32-SOP, 55ns, LL-pwr KM681000CLG-7L 32-SOP, 70ns, LL-pwr KM681000CLT-5L 32-TSOP1-F, 55ns, LL-pwr KM681000CLT-7L 32-TSOP1-F, 70ns, LL-pwr KM681000CLR-5L 32-TSOP1-R, 55ns, LL-pwr KM681000CLR-7L 32-TSOP1-R, 70ns, LL-pwr FUNCTIONAL DESCRIPTION ...

Page 4

KM681000C Family RECOMMENDED DC OPERATING CONDITIONS Item Symbol Supply voltage Ground Input high voltage Input low voltage Note 1. Commercial Product : and Industrial Product : Overshoot : Vcc+3.0V for 30ns pulse width. ...

Page 5

KM681000C Family AC OPERATING CONDITIONS TEST CONDITIONS (Test Load and Test Input/Output Reference) Input pulse level : 0.8 to 2.4V Input rising and falling time : 5ns Input and output reference voltage : 1.5V Output load (See right) :C =100pF+1TTL ...

Page 6

KM681000C Family TIMMING DIAGRAMS TIMING WAVEFORM OF READ CYCLE(1) Address Data Out Previous Data Valid TIMING WAVEFORM OF READ CYCLE(2) Address High-Z Data out NOTES (READ CYCLE and are defined as the ...

Page 7

KM681000C Family TIMING WAVEFORM OF WRITE CYCLE(1) Address Data in Data Undefined Data out TIMING WAVEFORM OF WRITE CYCLE(2) Address Data in Data out High-Z (WE Controlled ...

Page 8

KM681000C Family TIMING WAVEFORM OF WRITE CYCLE(3) Address Data in Data out NOTES (WRITE CYCLE write occurs during the overlap of a low CS CS going high and WE going low : A ...

Page 9

KM681000C Family PACKAGE DIMENSIONS 32 DUAL INLINE PACKAGE (600mil) #32 13.60 0.20 0.535 0.008 #1 1. 0.075 32 PLASTIC SMALL OUTLINE PACKAGE (525mil) #32 #1 20.87 0.822 20.47 0.806 +0.100 0.41 -0.050 0. +0.004 0.016 0.028 ...

Page 10

KM681000C Family PACKAGE DIMENSIONS 32 THIN SMALL OUTLINE PACKAGE TYPE1 (0820F) +0.10 0.20 -0.05 +0.004 0.008 -0.002 #1 0.50 0.0197 #16 0.25 TYP 0.010 0~8 0.45 ~0.75 0.018 ~0.030 32 THIN SMALL OUTLINE PACKAGE TYPE1 (0820R) +0.10 0.20 -0.05 +0.004 ...

Related keywords