MSM6242B Oki Semiconductor, MSM6242B Datasheet

no-image

MSM6242B

Manufacturer Part Number
MSM6242B
Description
Direct bus connectede CMOS real time clock/calendar
Manufacturer
Oki Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MSM6242B
Manufacturer:
OKI
Quantity:
5 530
Part Number:
MSM6242B
Manufacturer:
OKI
Quantity:
6 250
Part Number:
MSM6242B
Manufacturer:
OKI
Quantity:
5 510
Part Number:
MSM6242B
Manufacturer:
OKI
Quantity:
20 000
Part Number:
MSM6242BG3-KR1
Manufacturer:
OKI
Quantity:
8 000
Part Number:
MSM6242BG3-KR1
Manufacturer:
OKI
Quantity:
19 127
Part Number:
MSM6242BGS
Quantity:
6 218
Part Number:
MSM6242BGS
Manufacturer:
OKI
Quantity:
20 000
Part Number:
MSM6242BGS
Manufacturer:
OKI
Quantity:
6 274
Company:
Part Number:
MSM6242BGS
Quantity:
582
Part Number:
MSM6242BGS-K
Manufacturer:
OKI
Quantity:
5 530
Part Number:
MSM6242BGS-KR1
Manufacturer:
OKI
Quantity:
1 000
Part Number:
MSM6242BGS-VK-TR
Manufacturer:
OKI
Quantity:
1 000
Part Number:
MSM6242BGS-VK-TR
Manufacturer:
OKI
Quantity:
20 000
Part Number:
MSM6242BGS-VKR1
Manufacturer:
OKI
Quantity:
20 000
¡ Semiconductor
¡ Semiconductor
MSM6242B
DIRECT BUS CONNECTED CMOS REAL TIME CLOCK/CALENDAR
DESCRIPTION
The MSM6242B is a silicon gate CMOS Real
Time Clock/Calendar for use in direct bus-
connection Microprocessor/Microcomputer
applications. An on-chip 32.768 KHz crystal
oscillator time base is divided to provide ad-
dressable 4-bit I/O data for SECONDS,
MINUTES, HOURS, DAY OF WEEK, DATE,
MONTH and YEAR. Data access is controlled
by 4-bit address, chip selects (CSO, CS1),
WRITE, READ, and ALE. Control Registers
D, E and F provide for 30 SECOND error
adjustment, INTERRUPT REQUEST (IRQ
FLAG) and BUSY status bits, clock STOP,
HOLD, and RESET FLAG bits, 4 selectable
INTERRUPTS rates are available at the STD.P
FEATURES
DIRECT MICROPROCESSOR/MICROCONTROLLER BUS CONNECTION
23:59:59
• 4-bit data bus
• 4-bit address bus
• READ, WRITE, ALE and CHIP SELECT
• Status registers – IRQ and BUSY
• Selectable interrupt outputs – 1/64
• Interrupt masking
• 32.768 KHz crystal controlled operation
TIME
INPUTS
second, 1 second, 1 minute, 1 hour
MONTH
12
DATE
31
YEAR
80
trol Register inputs T0, T1 and the ITRPT/
STND (INTERRUPT/STANDARD). Mask-
ing of the interrupt output (STD.P) can be
accomplished via the MASK bit.
MSM6242B can operate in a 12/24 hour for-
mat and Leap Year timing is automatic.
The MSM6242B normally operates from a 5V
operation down to 2.0V allows continuation
of time keeping when main power is off. The
MSM6242B is offered in a 18-pin plastic DIP
and a 24-pin plastic Small Outline package.
• 12/24 hour format
• Auto leap year
• Single 5V supply
• Battery backup down to V
• Low power dissipation:
• 18 pin Plastic DIP (DIP18-P-300)
• 24 Pin-V Plastic SOP (SOP24-P-430-VK)
(STANDARD PULSE) output utilizing Con-
10% supply at –40 to 85 C. Battery backup
30 second error correction
150 W max at V
20 W max at V
DAY OF WEEK
7
DD
DD
= 2V
= 5V
DD
MSM6242B
= 2.0V
The
23

Related parts for MSM6242B

MSM6242B Summary of contents

Page 1

... Leap Year timing is automatic. The MSM6242B normally operates from a 5V 10% supply at – Battery backup operation down to 2.0V allows continuation of time keeping when main power is off. The MSM6242B is offered in a 18-pin plastic DIP and a 24-pin plastic Small Outline package. DATE YEAR DAY OF WEEK ...

Page 2

... MSM6242B FUNCTIONAL BLOCK DIAGRAM XT XT 32.768KHz OSC RESET bit ALE CS • 1 • PIN CONFIGURATION STD.P STD ALE ...

Page 3

... BUSY HOLD D FLAG ADJ ITRPT MASK /STND C STOP REST TEST 24/12 F Figure 1. Register Table MSM6242B Count Description value D 0 1-second digit register 10-second digit register 1-minute digit register 10-minute digit register ...

Page 4

... MSM6242B OSCILLATOR FREQUENCY DEVIATIONS 0 - -100 -60 -40 - (°C) Figure 2. Frequency Deviation (PPM) vs Temperature Note: 1. The graghs above showing frequency deviation vs temperature/voltage are primarily characteristic of the MSM6242B with the oscillation circuit described below ...

Page 5

... DD — 5 1MHz — — — — 4/5V — 5.5V DD — — MSM6242B Rating Unit - - -55 to +150 °C Rating Unit kHz 32.768 °C - ± 10 -40 ~ +85 Applicable Max ...

Page 6

... MSM6242B SWITCHING CHARACTERISTICS (1) WRITE mode (ALE = V DD Parameter CS Set up Time 1 CS Hold Time 1 Address Stable Before WRITE Address Stable After WRITE WRITE Pulse Width Data Set up Time Data Hold Time Recovery Time CS V – 1 IH2 – IH1 CS V – ...

Page 7

... C1H t — — 150pF — — RCV Figure 6. Read Cycle — (ALE = V MSM6242B t C1H V = 2.2V IH1 V = 0.8V IL1 V = 4/5V IH2 1/5V IL2 DD t RCV ( ± 10 -40 to +85°C) DD Min. Max. Unit — 1000 — 1000 — ...

Page 8

... MSM6242B (4) READ mode (With use of ALE) Parameter CS Set up Time 1 Address Set up Time Address Hold Time ALE Pulse Width ALE before READ ALE after READ RD to Data DATA Hold CS Hold Time Recovery Time V – CS IH2 1 t C1S – IH1 ...

Page 9

... Figure 1 register. This pin has a priority X'tal C 32.768 kHz 30pF 2 Figure 8. Oscillator Circuit MSM6242B = both RD and WR are ~ work independent 1 and STD.P OUTPUT N-CH Figure 9 ...

Page 10

... Registers Y1, Y10, and Leap Year. The MSM6242B is designed exclusively for the Christian Era and is capable of identifying a leap year automatically. The result of the setting of a non- existant day of the month is shown in the following example: If the date February 29 or November 31, 1985, was written, it would be changed automatically to March 1, or December 1, 1985 at the exact time at which a carry pulse occurs for the day's digit ...

Page 11

... Less than 1 second END Less than 1 minute Less than 1 hour O (MASK then the STD.P output E MSM6242B Initialization only at power ON • *1 and *2 represent the minimum required time unit. For example and when required unit of second; ...

Page 12

... MSM6242B 30-SECOND ADJ BIT = 1 READ 30-SECOND 30-SECOND ADJ BIT = 0? Figure 11. Writing 30-Second Adj. bit (Two Ways REGISTER (Control E Register) a) MASK (D0) – This bit controls the STD.P output. When MASK = 1, then STD (open); when MASK = 0, then STD.P = output mode. The relationship between the MASK bit and STD.P output is shown Figure 12 ...

Page 13

... HOLD FLAG goes inactive (Hold = 0) counter updating is not guaranteed. (EXAMPLE) WHEN and MASK = PM1:00 PM12:00 "1" "1" "1" "0" "0" "0" "CARRY" EXECUTED "CARRY" NOT EXECUTED Figure 13 MSM6242B OPEN LOW LEVEL OPEN LOW LEVEL "0" 35 ...

Page 14

... MSM6242B TYPICAL APPLICATION INTERFACE WITH MSM6242B AND MICROCONTROLLERS 8085 IO/M ALE MEMORY MAPPED Note : If 8085 does not enter into the state of HALT or HOLD during CS MSM6242B, R Z80 ...

Page 15

... TR1 P 17 10K V 820 SS 20 1.8K 1.8K TR2 TR3 220 1.8K 1.8K 10µf RS232 220 INTERFACE 5.2V Figure 18. MSM6242B 4.7µf (tantalum) (VFWD = < 0.3V) i.e. GERMANIUM DIODE 18 15pf 32.768 KHz 16 XT 5-35pf MSM TR1 = 2N2907 TR2 = 2N2907 TR3 = 2N2222 = 1N4148 ...

Page 16

... MSM6242B APPLICATION NOTE 1. Power Supply 2. Adjustment of Frequency ( SDT Frequency counter are to be set at as described in the D F figure and the capacitor adjusted to meet the settle frequency the right oscillation can not be obtained, 1 ...

Page 17

... To protect internal data when the mode is moved to and from standby mode. To realize the above functions: a) More than 4/5 V shoud be applied to the MSM6242B for the interface with a DD microcontroller/microprocessor in 5V operation moving to the standby mode, 1 disabled. In the standby mode, approx. 0V should be applied. ...

Page 18

... MSM6242B TYPICAL APPLICATION — POWER SUPPLY CIRCUIT RIPPLE OPERATING: 20mV P-P V (SAT.) = 0.1V CE BATTERY BACKUP: 0mV +5V 22µf 100 51K 10K 1 3.6V Ni – Cd 10K Figure 19. SUPPLEMENTARY DESCRIPTION • When "0" is written to the IRQ FLAG bit, the IRQ FLAG bit is cleared. However, if "0" is ...

Related keywords