YMF715E-S Yamaha, YMF715E-S Datasheet
YMF715E-S
Specifications of YMF715E-S
Available stocks
Related parts for YMF715E-S
YMF715E-S Summary of contents
Page 1
... OPL3 Single-chip Audio System 3 ■ ■ ■ ■ OUTLINE YMF715E-S (OPL3-SA3 single audio chip that integrates OPL3 and its DAC, 16bit Sigma-delta CODEC, MPU401 MIDI interface, joystick port, and a 3D enhanced controller including all the analog components which is suitable for multi-media application. This LSI is fully compliant with Plug and Play ISA 1.0a, and supports all the necessary features, i.e. 16bit address decode, more IRQs and DMAs in compliance with PC’ ...
Page 2
... YMF715E ■ ■ ■ ■ PIN CONFIGURATION YMF715E-S 1 AVSS 2 AVDD 3 GP0 4 GP1 5 GP2 ...
Page 3
... YMF715E ■ PIN DESCRIPTION ISA bus interface: 36 pins name pins D7-0 8 A11-0 12 AEN 1 /IOW ...
Page 4
... YMF715E Multi-purpose pins : 13 pins name pins SEL2-0 3 MP9-0 10 I+/O Others : 27 pins name pins GP3-0 ...
Page 5
... YMF715E ■ ■ ■ ■ BLOCK DIAGRAM -5- May 21, 1997 ...
Page 6
... YMF715E ■ ■ ■ ■ FUNCTION OVERVIEW 1. Multi-purpose pin 1-1. Multi-purpose function OPL3-SA3 can support the various functions listed below by programming SEL2-0 pins ...
Page 7
... YMF715E 1-2. Pin description SEL=0 SEL=1 MP0 - /MCS MP1 - MIRQ ...
Page 8
... AEN* generated by decoding SA15-12 and AEN to the AEN of OPL3- SA3. (ii) generate the /G(enable) signal for Data Bus Buffer (LS245) by decoding the /CDCS1-0 and SA2-0. (iii) generate the /RESET signal from RESETDRV. /ENH /RESET /ENL MP0 RESET MP1 /IOW,/IOR YMF715E-S A11-0 D7-0 (OPL3-SA3) AUX2L AUX2R EEPROM CLKO RESET OPL4-ML/ML2 -8- } ...
Page 9
... The external DAC (YAC516) and the clock module (ex.MK1420 by Micro Clock) are necessary for wavetable upgrade. 2. MK1420 The MK1420 is the clock module that generates all clocks necessary for this chipset . Micro Clock and its package is SOP8. RESET /IOW,/IOR AEN YMF715E-S MP9-6 A11-0 (OPL3-SA3) D7-0 AUX2L X24I AUX2R ...
Page 10
... RESETDRV /IOW,/IOR SA11-0 SD7-0 /IOW,/IOR SA2-0 SD7-0 1. 16bit Address Decode The signal AEN* generated by decoding SA15-12 and AEN needs to be connected to the AEN of OPL3-SA3. AEN RESET YMF715E-S /IOW,/IOR MP6 A11-0 MP7 (OPL3-SA3) D7-0 MP8 EEPROM RESET OPL4- /IOW ...
Page 11
... OPL4-ML/ML2 or ZV port is active at a time and simultaneous use is not possible. (ii) which function the internal DAC is used for is determined by the SA3 Control register, index 02h, VZE bit. AEN MP2 MP3 RESET MP4 YMF715E-S /IOW,/IOR MP5 A11-0 MP6 (OPL3-SA3) D7-0 MP7 MP8 ...
Page 12
... DAC is used for is determined by the SA3 control register, index 02h, VZE bit. 2. OPL4-ML/ML2 The external DAC (YAC516) and the clock module (ex.MK1420 by Micro Clock) are necessary for wave table upgrade. RESET /IOW,/IOR AEN YMF715E-S MP5-2 A11-0 (OPL3-SA3) D7-0 X24I AUX2L X33I ...
Page 13
... SEL=7 (for Notebook PC, Desktop PC) RESETDRV /IOW,/IOR AEN SA15-12 SA11-0 SD7-0 /IOW,/IOR SA2-0 SD7-0 RESET /IOW,/IOR AEN YMF715E-S MP5-2 MP6 A11-0 MP7 (OPL3-SA3) D7-0 MP8 RESET OPL4- /IOW /IOR ML/ML2 A2-0 ...
Page 14
... YMF715E 2. ISA Interface OPL3-SA3 supports ISA Plug and Play (PnP) that frees the users from configuring the I/O address, IRQ and DMA channel ...
Page 15
... YMF715E 2-2. PnP ISA Configuration Register OPL3-SA3 has the following Registers defined in the PnP ISA software. ...
Page 16
... YMF715E Logical Device Number = 0 : SA3 Sound System 30h R/W 60h R/W 61h R/W 62h R/W 63h R/W 64h ...
Page 17
... YMF715E Logical Device Number = 3 : CD-ROM (Optional) 30h R/W 60h R/W 61h R/W 62h R/W 63h R/W 70h R/W 71h R ...
Page 18
... YMF715E IRQ-A: high-active, edge-sense Index Best IRQ 10 IRQ-B: high-active, edge-sense Index Best IRQ ...
Page 19
... YMF715E (4) LDN=3:CD-ROM I/O (/CDCS0): 16bit address decode Index Best ...
Page 20
... YMF715E 3. Download Resource data When OPL3-SA3 is in the Configuration state, the host can download the resources data to EEPROM and internal SRAM via 20h: Resource Data Write ...
Page 21
... YMF715E 6. DAC interface OPL3-SA3 supports two types of DAC interface format. One is the conventional DAC interface format (very common for the consumer audio product) for OPL4-ML/ML2 ...
Page 22
... YMF715E 8. Power Management Following 4 functionalities are provided for APM(Advanced Power Management) compliance. ...
Page 23
... YMF715E 8-1. Partial Power Down Mode Functional blocks comprising OPL3-SA3 which are shown in Fig.8-1, are designed so they can be disabled independent of each other ...
Page 24
... YMF715E 8-4. Suspend/Resume Mode There is no “read only” or “hidden state” registers in OPL3-SA3. This means you can always read and save these values before power off and can set those values back in registers after reset or power on to achieve the suspend/resume capability ...
Page 25
... YMF715E 9. Register description 9-1. SA Sound System 9-1-1. OPL3 Listed below are the OPL3-L register for AdLib compatibility ...
Page 26
... YMF715E OPL3 Data Register Array 1 (R/W) Index 01h 04h - 05h - 20 - 35h AM VIB 40 - 55h ...
Page 27
... YMF715E 9-1-2-1. DSP Command Listed below are the supported commands of DSP defined Sound Blaster Pro compatibility. ...
Page 28
... YMF715E 9-1-2-2. Sound Blaster Pro compatibility Mixer The table below is the register map of mixer of Sound Blaster Pro compatibility. ...
Page 29
... YMF715E mute 1 mute 2 mute 3 mute 4 mute 5 mute 6 mute 7 mute Mixer register SB Mixer → ...
Page 30
... YMF715E 9-1-3. WSS compatible 16-bit CODEC The followings are the I/Os for Window Sound System compatibility. ...
Page 31
... YMF715E WSS CODEC Indirect Registers (R/W): Index D7 D6 00h LSS1 LSS0 01h RSS1 RSS0 ...
Page 32
... YMF715E Mixer default: 02h:AUX1L = 88h (mute) 03h:AUX1R = 88h (mute) 04h:AUX2L = 05h (+4.5dB) 05h:AUX2R = 05h (+4.5dB) ...
Page 33
... YMF715E Notice) 1) Set D7, D6, D4 and D3 bits to “0” the power save modes 1, 2, the OUTL/R pins will keep the VREF voltage. In the power down mode, VREF voltage slowly decays to ground on transition into this mode, and quickly returns to VREF on transition from this mode ...
Page 34
... YMF715E Interrupt Channel configuration (R/W): Index D7 D6 OPL3 MPU There are four devices (WSS (Windows Sound System CODEC), SB (Sound Blaster compatible portion), OPL3, MPU (MPU401)) that can be an interrupt source ...
Page 35
... YMF715E Interrupt (IRQ-B) status (RO): Index D7 D6 05h - MV This register is the status register that indicates which is the interrupt source of IRQB. ...
Page 36
... YMF715E Master Volume Lch (R/W): Index D7 D6 07h MVLM This register specifies the master volume of left channel. ...
Page 37
... YMF715E Miscellaneous: Index D7 D6 0Ah VEN VEN... This bit enables the hardware volume control. Default is VEN=“1”. ...
Page 38
... YMF715E Sound Blaster compatibility Internal State Scan out/in (R/W): Index D7 D6 10h SBPDA SBPDA... ...
Page 39
... YMF715E i) Scan Out : not ready for scanning SBPDA=0 internal state data : inhibit further DMA, ...
Page 40
... YMF715E Digital Block Partial Power Down (R/W): Index D7 D6 12h JOY MPU This register specifies the partial power management of the digital portion. This function is to spare power dissipation in unneeded blocks ...
Page 41
... YMF715E Notice) In the partial power down mode, master volume is not muted, so all analog input sources and enabled digital sources (i ...
Page 42
... SEL2 This is a status register that indicates the state of multi-purpose pin. SEL2-0... The state of SEL2-0 pins is reflected to these bits. The multi-purpose function of YMF715E (OPL3-SA3) can be confirmed by reading the bits. These bits are read only. default : (1xxx0000) b 9-2. Joystick ...
Page 43
... YMF715E 9-4. CD-ROM The following pins are for IDE CD-ROM interface with PnP supported. ...
Page 44
... YMF715E ■ ■ ■ ■ Electrical Characteristics Absolute Maximum Ratings ...
Page 45
... YMF715E Item CMOS Output pins High Level Output Voltage 2 Low Level Output Voltage 2 ...
Page 46
... YMF715E AC Characteristics CPU Interface & DMA BUS Cycle :Fig.1,2,3,4,5,6,7,8 Item /DACK inactive to /IOW, /IOR falling edge ...
Page 47
... YMF715E Miscellaneous Item Master Clock Frequency (X’tal 33) Duty Master Clock Frequency (X’tal 24) Duty ...
Page 48
... YMF715E I/O Write Cycle /DACK3,1,0 (A15-12) A11-0 /IOW D7-0 I/O Read Cycle /DACK3,1,0 (A15-12) A11-0 /IOR ...
Page 49
... YMF715E 8bit Mono & ADPCM DMA Write Cycle DRQ3,1,0 /DACK3,1,0 /IOW D7-0 8bit Mono & ADPCM DMA Read Cycle ...
Page 50
... YMF715E 8bit Stereo or 16bit Mono DMA Cycle DRQ3,1,0 /DACK3,1,0 /IOW,/IOR D7-0 16bit Stereo DMA Cycle ...
Page 51
... YMF715E External Interface (External Synthesizer, CD ROM, Modem) (A15-12) A11-0 /SYNCS or /CDCS1,0 or /MCS Reset Pulse Width ...
Page 52
... YMF715E Analog Characteristics Analog Input Characteristics Item Full Scale V_Input ･ LINE/AUX1,2/MIN/MIC ･ ...
Page 53
... YMF715E ■ ■ ■ ■ External Dimensions Note : The LSIs for surface mount need especial consideration on storage and soldering conditions. ...
Page 54
... YMF715E 1. Yamaha reserves the right to make changes to its Products and to this document without notice ...