IC61LV12816-12T INTEGRATED CIRCUIT SOLUTION, IC61LV12816-12T Datasheet
IC61LV12816-12T
Related parts for IC61LV12816-12T
IC61LV12816-12T Summary of contents
Page 1
... IC61LV12816 Document Title 128K x 16 Hight Speed SRAM with 3.3V Revision History Revision No History 0A Initial Draft 0B Revise typo on page 6 The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices. ...
Page 2
... Output Enable inputs, CE and OE. The active LOW Write Enable (WE) controls both writing and reading of the memory. A data byte allows Upper Byte (UB) and Lower Byte (LB) access. The IC61LV12816 is packaged in the JEDEC standard 44-pin 400mil SOJ, 44-pin 400mil TSOP-2, and 48-pin 6*8mm TF- BGA. DECODER ...
Page 3
... IC61LV12816 PIN CONFIGURATIONS 44-Pin SOJ I/ I/O15 I/ I/O14 I/ I/O13 I/ I/O12 Vcc 11 34 GND GND 12 33 Vcc I/ I/O11 I/ I/O10 I/ I/ A16 18 27 ...
Page 4
... IC61LV12816 PIN DESCRIPTIONS A0-A16 Address Inputs I/O0-I/O15 Data Inputs/Outputs CE Chip Enable Input OE Output Enable Input WE Write Enable Input LB Lower-byte Control (I/O0-I/O7) UB Upper-byte Control (I/O8-I/O15 Connection Vcc Power GND Ground ABSOLUTE MAXIMUM RATINGS Symbol Parameter V Power Supply Voltage Relative to GND CC V Terminal Voltage with Respect to GND ...
Page 5
... IC61LV12816 TRUTH TABLE Mode Not Selected X Output Disabled H X Read Write POWER SUPPLY CHARACTERISTICS Symbol Parameter Test Conditions I Vcc Dynamic Operating V CC Supply Current I I TTL Standby Current (TTL Inputs CMOS Standby Current (CMOS Inputs) ...
Page 6
... IC61LV12816 CAPACITANCE (1) Symbol Parameter C Input Capacitance IN C Input/Output Capacitance OUT Note: 1. Tested initially and after any design or process changes that may affect these parameters. READ CYCLE SWITCHING CHARACTERISTICS Symbol Parameter t Read Cycle Time RC t Address Access Time AA t Output Hold Time ...
Page 7
... IC61LV12816 AC WAVEFORMS READ CYCLE NO. 1 (Address Controlled) ( (1,2) ADDRESS D OUT PREVIOUS DATA VALID READ CYCLE NO. 2 (1,3) ADDRESS LZB HIGH-Z D OUT Notes HIGH for a Read Cycle. 2. The device is continuously selected. OE, CE, UB Address is valid prior to or coincident with CE LOW transition. ...
Page 8
... IC61LV12816 WRITE CYCLE SWITCHING CHARACTERISTICS Symbol Parameter t Write Cycle Time Write End SCE t Address Setup Time AW to Write End t Address Hold from Write End HA t Address Setup Time SA t LB, UB Valid to End of Write PWB t (4) WE Pulse Width PWE t Data Setup to Write End ...
Page 9
... IC61LV12816 AC WAVEFORMS WRITE CYCLE NO ,2) (CE Controlled HIGH or LOW) ADDRESS UB DATA UNDEFINED OUT D IN Notes: 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the CE and WE inputs and at least one of the LB and UB inputs being in the LOW state. ...
Page 10
... IC61LV12816 WRITE CYCLE NO. 2 (1) (WE Controlled HIGH During Write Cycle) ADDRESS OE CE LOW UB OUT D IN WRITE CYCLE NO. 3 (WE Controlled LOW During Write Cycle) ADDRESS OE LOW CE LOW UB DATA UNDEFINED OUT VALID ADDRESS ...
Page 11
... IC61LV12816 WRITE CYCLE NO. 4 (1,3) (LB, UB Controlled, Back-to-Back Write) ADDRESS OE CE LOW WE UB OUT DATA UNDEFINED D IN Notes: 1. The internal Write time is defined by the overlap LOW, UB and/ LOW, and WE = LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The referenced to the rising or falling edge of the signal that terminates the Write ...
Page 12
... TF-BGA IC61LV12816-8KI 400mil SOJ IC61LV12816-8TI 400mil TSOP-2 IC61LV12816-10BI 6*8mm TF-BGA IC61LV12816-10KI 400mil SOJ IC61LV12816-10TI 400mil TSOP-2 IC61LV12816-12BI 6*8mm TF-BGA IC61LV12816-12KI 400mil SOJ IC61LV12816-12TI 400mil TSOP-2 IC61LV12816-15BI 6*8mm TF-BGA IC61LV12816-15KI 400mil SOJ IC61LV12816-15TI 400mil TSOP-2 Integrated Circuit Solution, Inc. 04/23/2004 AHSR024-0B ...
Page 13
... IC61LV12816 NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK, Integrated Circuit Solution, Inc. 04/23/2004 AHSR024-0B Integrated Circuit Solution, Inc. HEADQUARTER: HSIN-CHU, TAIWAN, R.O.C. TEL: 886-3-5780333 Fax: 886-3-5783000 BRANCH OFFICE: 7F, NO. 106, SEC. 1, HSIN-TAI 5 HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C. TEL: 886-2-26962140 FAX: 886-2-26962252 http://www ...