AT89S51 Atmel Corporation, AT89S51 Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT89S51
Manufacturer Part Number
AT89S51
Description
Manufacturer
Atmel Corporation
Datasheet
1.AT89S51.pdf
(31 pages)
Specifications of AT89S51
Flash (kbytes)
4 Kbytes
Max. Operating Frequency
24 MHz
Cpu
8051-12C
Max I/o Pins
32
Uart
1
Sram (kbytes)
0.125
Operating Voltage (vcc)
4.0 to 5.5
Timers
2
Isp
SPI
Watchdog
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT89S51
Manufacturer:
ATM
Quantity:
6 000
Part Number:
AT89S51
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT89S51-16AI
Manufacturer:
ATMEL
Quantity:
10 000
Company:
Part Number:
AT89S51-24AI
Manufacturer:
STM
Quantity:
4 676
Part Number:
AT89S51-24AI
Manufacturer:
AT
Quantity:
20 000
Company:
Part Number:
AT89S51-24AU
Manufacturer:
ATMEL
Quantity:
122 400
Part Number:
AT89S51-24AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
12. Idle Mode
13. Power-down Mode
2487D–MICRO–6/08
Figure 11-2. External Clock Drive Configuration
In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The
mode is invoked by software. The content of the on-chip RAM and all the special function regis-
ters remain unchanged during this mode. The idle mode can be terminated by any enabled
interrupt or by a hardware reset.
Note that when idle mode is terminated by a hardware reset, the device normally resumes pro-
gram execution from where it left off, up to two machine cycles before the internal reset
algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but
access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a
port pin when idle mode is terminated by a reset, the instruction following the one that invokes
idle mode should not write to a port pin or to external memory.
In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down
is the last instruction executed. The on-chip RAM and Special Function Registers retain their
values until the Power-down mode is terminated. Exit from Power-down mode can be initiated
either by a hardware reset or by activation of an enabled external interrupt (INT0 or INT1). Reset
redefines the SFRs but does not change the on-chip RAM. The reset should not be activated
before V
the oscillator to restart and stabilize.
Table 13-1.
Mode
Idle
Idle
Power-down
Power-down
CC
is restored to its normal operating level and must be held active long enough to allow
Status of External Pins During Idle and Power-down Modes
Program Memory
Internal
External
Internal
External
OSCILLATOR
EXTERNAL
SIGNAL
ALE
NC
1
1
0
0
PSEN
1
1
0
0
XTAL2
XTAL1
GND
PORT0
Float
Float
Data
Data
PORT1
Data
Data
Data
Data
Address
PORT2
Data
Data
Data
AT89S51
PORT3
Data
Data
Data
Data
13