AT90CAN64 Automotive Atmel Corporation, AT90CAN64 Automotive Datasheet - Page 180
AT90CAN64 Automotive
Manufacturer Part Number
AT90CAN64 Automotive
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT90CAN128_AUTOMOTIVE.pdf
(431 pages)
2.AT90CAN128_AUTOMOTIVE.pdf
(16 pages)
3.AT90CAN128_AUTOMOTIVE.pdf
(225 pages)
Specifications of AT90CAN64 Automotive
Flash (kbytes)
64 Kbytes
Pin Count
64
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
53
Ext Interrupts
8
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Uart
2
Can
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 125
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
8
Input Capture Channels
2
Pwm Channels
7
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
- AT90CAN128_AUTOMOTIVE PDF datasheet
- AT90CAN128_AUTOMOTIVE PDF datasheet #2
- AT90CAN128_AUTOMOTIVE PDF datasheet #3
- Current page: 180 of 431
- Download datasheet (6Mb)
17.4.4
17.5
17.5.1
180
Serial Frame
AT90CAN32/64/128
Synchronous Clock Operation
Frame Formats
Note that
to add some margin to avoid possible loss of data due to frequency variations.
When synchronous mode is used (UMSELn = 1), the XCKn pin will be used as either clock input
(Slave) or clock output (Master). The dependency between the clock edges and data sampling
or data change is the same. The basic principle is that data input (on RxDn) is sampled at the
opposite XCKn clock edge of the edge the data output (TxDn) is changed.
Figure 17-3. Synchronous Mode XCKn Timing.
The UCPOLn bit UCRSnC selects which XCKn clock edge is used for data sampling and which
is used for data change. As
at rising XCKn edge and sampled at falling XCKn edge. If UCPOLn is set, the data will be
changed at falling XCKn edge and sampled at rising XCKn edge.
A serial frame is defined to be one character of data bits with synchronization bits (start and stop
bits), and optionally a parity bit for error checking.
The USARTn accepts all 30 combinations of the following as valid frame formats:
A frame starts with the start bit followed by the least significant data bit. Then the next data bits,
up to a total of nine, are succeeding, ending with the most significant bit. If enabled, the parity bit
is inserted after the data bits, before the stop bits. When a complete frame is transmitted, it can
be directly followed by a new frame, or the communication line can be set to an idle (high) state.
Figure 17-4
optional.
• 1 start bit
• 5, 6, 7, 8, or 9 data bits
• no, even or odd parity bit
• 1 or 2 stop bits
f
clk
illustrates the possible combinations of the frame formats. Bits inside brackets are
io
depends on the stability of the system clock source. It is therefore recommended
Figure 17-3
shows, when UCPOLn is zero the data will be changed
7682C–AUTO–04/08
Related parts for AT90CAN64 Automotive
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC MCU AVR 64K FLASH 64-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU AVR 64K FLASH 64-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
Part Number:
Description:
MCU AVR 64K FLASH 16MHZ 64TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
At90can128 8-bit Avr Microcontroller With 32k Bytes Of Isp Flash And Can Controller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Microcontrollers - MCU 64 KB FLASH - 16MHz
Manufacturer:
Atmel
Part Number:
Description:
8-bit Microcontrollers - MCU Microcontroller
Manufacturer:
Atmel
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet: