ATtiny48 Atmel Corporation, ATtiny48 Datasheet
ATtiny48
Specifications of ATtiny48
Available stocks
Related parts for ATtiny48
ATtiny48 Summary of contents
Page 1
... MHz @ 2.7 5.5V – – – MHz @ 4.5 5.5V • Low Power Consumption – Active Mode: 1 MHz, 1.8V: 240 µA – Power-Down Mode: 0.1 µA at 1.8V ® 8-Bit Microcontroller 2 C Compatible) 8-bit Microcontroller with 4/8K Bytes In-System Programmable Flash ATtiny48/88 Summary Rev. 8008HS–AVR–04/11 ...
Page 2
... Pin Configurations Figure 1-1. Pinout of ATtiny48/88 (PCINT19/INT1) PD3 (PCINT20/T0) PD4 (PCINT26) PA2 VCC GND (PCINT27) PA3 (PCINT6/CLKI) PB6 (PCINT7) PB7 (PCINT19/INT1) PD3 (PCINT20/T0) PD4 VCC GND (PCINT6/CLKI) PB6 (PCINT7) PB7 (PCINT21/T1) PD5 NOTE: Bottom pad should be soldered to ground. Table 1- ATtiny48/88 ...
Page 3
... The 8008HS–AVR–04/11 even if the ADC is not used. If the ADC is used recom- CC through a low-pass filter, as described in CC 172. : PC7, PC[5:0] and (in 32-lead pack- CC “Alternate Functions of Port B” on page ATtiny48/88 “Analog Noise . CC 3 ...
Page 4
... The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running. The various special features of Port D are elaborated in 75. ATtiny48/88 4 Table 22-3 on page 209. Shorter pulses are not guaranteed to “ ...
Page 5
... Overview The ATtiny48/ low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny48/88 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power con- sumption versus processing speed. 2.1 Block Diagram Figure 2-1 ...
Page 6
... Programmable Flash on a monolithic chip, the Atmel ATtiny48/ powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications. The ATtiny48/88 AVR is supported by a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators and evaluation kits. ...
Page 7
... Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C. 3.5 Disclaimer Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. 8008HS–AVR–04/11 ATtiny48/88 ® ® and QMatrix acquisi- 7 ...
Page 8
... Reserved – (0xC4) Reserved – (0xC3) Reserved – (0xC2) Reserved – (0xC1) Reserved – (0xC0) Reserved – (0xBF) Reserved – ATtiny48/88 8 Bit 6 Bit 5 Bit 4 Bit 3 – – – – – – – – – – – – – – – ...
Page 9
... FOC1B – – ICES1 – WGM13 WGM12 COM1A0 COM1B1 COM1B0 – – – ADC6D ADC5D ADC4D ADC3D – – – ATtiny48/88 Bit 2 Bit 1 Bit 0 – – – TWHS TWAM1 TWAM0 – TWEN – TWIE TWA1 TWA0 TWGCE – TWPS1 TWPS0 – ...
Page 10
... EEARL 0x20 (0x40) EEDR 0x1F (0x3F) EECR – 0x1E (0x3E) GPIOR0 0x1D (0x3D) EIMSK – 0x1C (0x3C) EIFR – 0x1B (0x3B) PCIFR – ATtiny48/88 10 Bit 6 Bit 5 Bit 4 Bit 3 REFS0 ADLAR – MUX3 ACME – – ADSC ADATE ADIF ADIE ADC Data Register High byte ADC Data Register Low byte – ...
Page 11
... When using the I/O specific commands IN and OUT, the I/O addresses 0x00 Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATtiny48/ com- plex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions ...
Page 12
... Rd Logical Shift Left LSR Rd Logical Shift Right ROL Rd Rotate Left Through Carry ROR Rd Rotate Right Through Carry ATtiny48/88 12 Description Rd ← ← Rdh:Rdl ← Rdh:Rdl + K Rd ← ← ← ← Rdh:Rdl ← Rdh:Rdl - K Rd ← Rd • ← ...
Page 13
... Rr R0 ← (Z) Rd ← (Z) Rd ← (Z), Z ← Z+1 (Z) ← R1:R0 Rd ← ← Rr STACK ← ← STACK (see specific descr. for Sleep function) (see specific descr. for WDR/timer) For On-chip Debug Only ATtiny48/88 Operation Flags #Clocks Z,C,N,V None SREG(s) SREG(s) T None C C ...
Page 14
... Lead Pitch 0.50 mm, Quad Flat No-Lead (QFN) ATtiny48/88 14 (1) Ordering Code Package ATtiny48-MMU 28M1 ATtiny48-MMUR 28M1 ATtiny48-MMH 28M1 ATtiny48-MMHR 28M1 ATtiny48-PU 28P3 ATtiny48-AU 32A ATtiny48-AUR 32A ATtiny48-CCU 32CC1 ATtiny48-CCUR 32CC1 ATtiny48-MU 32M1-A ATtiny48-MUR 32M1-A Package Type (2) Operational Range Industrial ° ° (3) (- +85 C) 8008HS–AVR–04/11 ...
Page 15
... Lead Pitch 0.50 mm, Quad Flat No-Lead (QFN) 8008HS–AVR–04/11 (1) Ordering Code Package ATtiny88-MMU 28M1 ATtiny88-MMUR 28M1 ATtiny88-MMH 28M1 ATtiny88-MMHR 28M1 ATtiny88-PU 28P3 ATtiny88-AU 32A ATtiny88-AUR 32A ATtiny88-CCU 32CC1 ATtiny88-CCUR 32CC1 ATtiny88-MU 32M1-A ATtiny88-MUR 32M1-A Package Type ATtiny48/88 (2) Operational Range Industrial ° ° ( ...
Page 16
... TOP VIEW 0.20 b 0.4 Ref BOTTOM VIEW (4x) The terminal # Laser-marked Feature. Note: Package Drawing Contact: packagedrawings@atmel.com ATtiny48/ 0. TITLE 28M1, 28-pad 1.0 mm Body, Lead Pitch 0.45 mm, 2.4 x 2.4 mm Exposed Pad, Thermally Enhanced Plastic Very Thin Quad Flat No Lead Package (VQFN) ...
Page 17
... Orchard Parkway San Jose, CA 95131 R 8008HS–AVR–04/11 D PIN PLACES 0º ~ 15º REF eB TITLE 28P3, 28-lead (0.300"/7.62 mm Wide) Plastic Dual Inline Package (PDIP) ATtiny48/ COMMON DIMENSIONS (Unit of Measure = mm) MIN NOM MAX SYMBOL A – – 4.5724 A1 0.508 – D 34.544 – ...
Page 18
... This package conforms to JEDEC reference MS-026, Variation ABA. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch. 3. Lead coplanarity is 0.10 mm maximum. 2325 Orchard Parkway San Jose, CA 95131 R ATtiny48/88 18 PIN 0° ...
Page 19
... Pin TOP VIEW E1 e 32-Øb e BOTTOM VIEW TITLE 32CC1, 32-ball ( Array 0.6 mm package, ball pitch 0.50 mm, Ultra Thin, Fine-Pitch Ball Grid Array (UFBGA) ATtiny48/88 0.08 SIDE VIEW COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN NOM MAX NOTE A – ...
Page 20
... Pin TOP VIEW Pin #1 Notch (0. BOTTOM VIEW Note: JEDEC Standard MO-220, Fig. 2 (Anvil Singulation), VHHD-2. 2325 Orchard Parkway San Jose, CA 95131 R ATtiny48/ TITLE 32M1-A, 32-pad 1.0 mm Body, Lead Pitch 0.50 mm, 3 ...
Page 21
... Errata 8.1 ATtiny48 8.1.1 Rev known errata. 8.1.2 Rev. B Not sampled. 8.1.3 Rev. A Not sampled. 8008HS–AVR–04/11 ATtiny48/88 21 ...
Page 22
... ATtiny88 8.2.1 Rev known errata. 8.2.2 Rev known errata. 8.2.3 Rev. A Not sampled. ATtiny48/88 22 8008HS–AVR–04/11 ...
Page 23
... Table 6-3 on page 28 adjusted, to fix TBD. Section 6.2.3 “Internal 128 kHz Oscillator” on page 31 Section 8.4 “Watchdog Timer” on page Section 22.2 “DC Characteristics” on page ATtiny48/88 288. 277, added SPH at address 0x3E. Section 23.2 “ATtiny88” on page 3, Port D, adjusted texts ‘sink and source’ adjusted, to fix TBD. ...
Page 24
... Rev. 8008B - 06/08 1. Updated introduction of 2. Updated 3. Added 9.8 Rev. 8008A - 06/08 1. Initial revision. ATtiny48/88 24 “Features” on page Section 26. “Ordering Information” on page Information” on page 285 Section 26. “Ordering Information” on page 283 “Features” on page 1 “Reset and Interrupt Handling” on page 12 “EECR – EEPROM Control Register” on page 25 “ ...
Page 25
... ATtiny48/88 25 ...
Page 26
... Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © 2011 Atmel Corporation. All rights reserved. Atmel marks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. International Atmel Asia Limited Atmel Munich GmbH Unit 1-5 & ...