ATtiny5 Atmel Corporation, ATtiny5 Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATtiny5
Manufacturer Part Number
ATtiny5
Description
Manufacturer
Atmel Corporation
Specifications of ATtiny5
Flash (kbytes)
0.5 Kbytes
Pin Count
6
Max. Operating Frequency
12 MHz
Cpu
8-bit AVR
# Of Touch Channels
1
Hardware Qtouch Acquisition
No
Max I/o Pins
4
Ext Interrupts
4
Usb Speed
No
Usb Interface
No
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
4
Adc Resolution (bits)
8
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.03
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 125
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
1
Output Compare Channels
2
Input Capture Channels
1
Pwm Channels
2
32khz Rtc
No
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATtiny5-TS8R
Manufacturer:
Atmel
Quantity:
8 105
Company:
Part Number:
ATtiny5-TSHR
Manufacturer:
OMRON
Quantity:
1 500
Part Number:
ATtiny5-TSHR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny55V-10SSU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
1. Pin Configurations
1.1
1.1.1
1.1.2
1.1.3
1.1.4
2
Pin Description
ATtiny4/5/9/10
VCC
GND
Port B (PB3..PB0)
RESET
Figure 1-1.
Supply voltage.
Ground.
This is a 4-bit, bi-directional I/O port with internal pull-up resistors, individually selectable for
each bit. The output buffers have symmetrical drive characteristics, with both high sink and
source capability. As inputs, the port pins that are externally pulled low will source current if pull-
up resistors are activated. Port pins are tri-stated when a reset condition becomes active, even if
the clock is not running.
The port also serves the functions of various special features of the ATtiny4/5/9/10, as listed on
page
Reset input. A low level on this pin for longer than the minimum pulse length will generate a
reset, even if the clock is not running and provided the reset pin has not been disabled. The min-
imum pulse length is given in
generate a reset.
The reset pin can also be used as a (weak) I/O pin.
(PCINT1/TPICLK/CLKI/ICP0/OC0B/ADC1/AIN1) PB1
(PCINT1/TPICLK/CLKI/ICP0/OC0B/ADC1/AIN1) PB1
37.
(PCINT0/TPIDATA/OC0A/ADC0/AIN0) PB0
Pinout of ATtiny4/5/9/10
Table 16-4 on page
GND
GND
NC
NC
1
2
3
4
SOT-23
1
2
3
UDFN
120. Shorter pulses are not guaranteed to
6
5
4
8
7
6
5
PB2 (T0/CLKO/PCINT2/INT0/ADC2)
VCC
PB3 (RESET/PCINT3/ADC3)
PB0 (AIN0/ADC0/OC0A/TPIDATA/PCINT0)
PB3 (RESET/PCINT3/ADC3)
VCC
PB2 (T0/CLKO/PCINT2/INT0/ADC2)
8127ES–AVR–11/11