CS3318-CQZ Cirrus Logic Inc, CS3318-CQZ Datasheet - Page 23

IC ANLG VOL CTRL 8CH DGTL 48LQFP

CS3318-CQZ

Manufacturer Part Number
CS3318-CQZ
Description
IC ANLG VOL CTRL 8CH DGTL 48LQFP
Manufacturer
Cirrus Logic Inc
Type
Stereo Audio Volume Controlr
Datasheet

Specifications of CS3318-CQZ

Package / Case
48-LQFP
Applications
High End Audio
Mounting Type
Surface Mount
Product
General Purpose Audio Amplifiers
Output Power
650 mW
Available Set Gain
22 dB
Thd Plus Noise
- 112 dB
Operating Supply Voltage
+/- 8 V to +/- 9 V, 3.3 V
Supply Current
36 mA
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Audio Load Resistance
2 KOhms
Input Offset Voltage
0.75 V
Input Signal Type
Single
Minimum Operating Temperature
- 10 C
Output Signal Type
Analog
Supply Voltage (max)
9.45 V
Supply Voltage (min)
3.1 V
Output Type
8-Channel Audio
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1497 - BOARD EVAL FOR CS3318 VOL CTRL
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
598-1180

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS3318-CQZ
Manufacturer:
CIRRUS
Quantity:
153
Part Number:
CS3318-CQZ
Manufacturer:
INTEL
Quantity:
38
Part Number:
CS3318-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS3318-CQZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS3318-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
DS693F1
5.8
5.8.1
System Serial Control Configuration
The CS3318 includes a comprehensive serial control port which supports both SPI and I²C modes of com-
munication (See the
serial control bus to define each device’s slave address. This allows independent control of up to 128 de-
vices on the shared serial control bus without requiring hardware device address configuration pins or any
more than one CS signal (for SPI mode).
Each device will respond to three different chip addresses; Individual, Group 1, and Group 2. The device’s
Individual chip address provides read and write access to the CS3318’s internal registers. The device’s
Group 1 and Group 2 addresses provide write-only access to the CS3318’s internal registers. If a read op-
eration is requested using either the Group 1 or Group 2 address, the devices will not respond to the re-
quest. Upon the release of RESET, each of these device addresses initializes to the default address. In this
state, the device will respond to both register reads and writes when addressed with this default address.
Each of the device’s addresses may be changed via a standard serial register write to an internal register
of the CS3318. Using this method, each device may be assigned a unique Individual address, and groups
of devices may be assigned shared Group 1 and Group 2 addresses for simultaneous control. Use of the
master volume and mute controls in combination with the available group addresses provides for easy mas-
ter and sub-master control within a multiple CS3318 system.
Referenced Control
Individual Address...............
Group 1 Address .................
Group 2 Address .................
Serial Control within a Single-CS3318 System
In a single CS3318 system, no special attention must be given to the serial control port operation of the
CS3318. The standard serial control signals (SDA and SCL for I²C Mode, or MOSI, CCLK, and CS for SPI
Mode) should be connected to the system controller, and the ENOut signal is not used (see
Figures 7
dress.
Although it is not necessary, the default Individual, Group 1, and Group 2 chip addresses may be changed
by writing their respective control port registers. Once the contents of these registers has been modified,
the device must be addressed with the registers’ new contents. When the device is reset, its device ad-
dresses will return to their default value.
Figure 7. Standard I²C Connections
μC
SDA
RST
SCL
and 8). Upon the release of RESET, the CS3318 must be addressed with its default chip ad-
“I²C/SPI Serial Control Formats” section on page
Register Location
“Individual Chip Address 1Bh” on page 41
“Group 1 Chip Address 1Ah” on page 40
“Group 2 Chip Address 19h” on page 40
Reset
SCL
SDA
ENout
Figure 8. Standard SPI Connections
μC
MOSI
CCLK
RST
CS
27). The control port uses the shared
Reset
CS
MOSI
CCLK
CS3318
ENout
23

Related parts for CS3318-CQZ