EP4CGX50CF23I7N Altera Corporation, EP4CGX50CF23I7N Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/0/41/altera_corporation_sml.jpg)
EP4CGX50CF23I7N
Manufacturer Part Number
EP4CGX50CF23I7N
Description
IC CYCLONE IV GX FPGA 50K 484FBG
Manufacturer
Altera Corporation
Series
CYCLONE® IV GXr
Datasheet
1.EP4CE15F23C7N.pdf
(44 pages)
Specifications of EP4CGX50CF23I7N
Number Of Logic Elements/cells
49888
Number Of Labs/clbs
3118
Total Ram Bits
2562048
Number Of I /o
290
Number Of Gates
-
Voltage - Supply
1.16 V ~ 1.24 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-BGA
Lead Free Status
Lead free
Rohs Status
RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4CGX50CF23I7N
Manufacturer:
NXP
Quantity:
34 000
Company:
Part Number:
EP4CGX50CF23I7N
Manufacturer:
ALTERA44
Quantity:
190
Part Number:
EP4CGX50CF23I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Chapter 1: Cyclone IV Device Datasheet
Power Consumption
Table 1–20. Differential I/O Standard Specifications for Cyclone IV Devices
Power Consumption
November 2011 Altera Corporation
LVDS
(Column
I/Os)
BLVDS (Row
I/Os)
BLVDS
(Column
I/Os)
mini
(Row I/Os)
mini
(Column
I/Os)
RSDS
I/Os)
RSDS
(Column
I/Os)
PPDS (Row
I/Os)
PPDS
(Column
I/Os)
Notes to
(1) For an explanation of terms used in
(2) V
(3) R
(4) There are no fixed V
(5) The Mini
(6) The LVPECL I/O standard is only supported on dedicated clock input pins. This I/O standard is not supported for output pins.
I/O Standard
(5)
- LVDS
- LVDS
(5)
IN
L
®
(4)
(4)
(5)
(5)
(5)
(5)
range: 90 R
range: 0 V V
(Row
Table
-
LVDS, RSDS, and PPDS standards are only supported at the output pins.
1–20:
2.375
2.375
2.375
2.375
2.375
2.375
2.375
2.375
2.375
Min
L
IN
110 .
IN
1.85 V.
, V
V
Use the following methods to estimate power for a design:
■
■
The interactive Excel-based EPE is used prior to designing the device to get a
magnitude estimate of the device power. The Quartus II PowerPlay power analyzer
provides better quality estimates based on the specifics of the design after
place-and-route is complete. The PowerPlay power analyzer can apply a combination
of user-entered, simulation-derived, and estimated signal activities that, combined
with detailed circuit models, can yield very accurate power estimates.
CCIO
OD
Typ
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
, and V
the Excel-based EPE
the Quartus
(V)
2.625
2.625
2.625
2.625
2.625
2.625
2.625
2.625
2.625
OS
Max
Table
specifications for BLVDS. They depend on the system topology.
1–20, refer to
Min Max
100
100
100
—
—
—
—
—
—
V
II PowerPlay power analyzer feature
ID
(mV)
—
—
—
—
—
—
—
—
—
“Glossary” on page
0.05
0.55
1.05
Min
—
—
—
—
—
—
—
—
D
500 Mbps D
700 Mbps
D
MAX
MAX
V
Condition
1–38.
IcM
500 Mbps
> 700 Mbps
—
—
—
—
—
—
—
—
(V)
(2)
MAX
(1)
(Part 2 of 2)—Preliminary
1.80
1.80
1.55
Max
—
—
—
—
—
—
—
—
Min
247
100
300
300
100
100
100
—
—
V
OD
200
200
200
200
(mV)
Typ
Cyclone IV Device Handbook,
—
—
—
—
—
(3)
Max
600
600
600
600
600
600
600
—
—
1.125
Min
1.0
1.0
0.5
0.5
0.5
0.5
—
—
Volume 3
V
1–15
OS
1.25
Typ
1.2
1.2
1.2
1.2
1.2
1.2
—
—
(V)
(3)
1.375
Max
1.4
1.4
1.5
1.5
1.4
1.4
—
—