EP4SE530H35I4N Altera Corporation, EP4SE530H35I4N Datasheet - Page 72
![no-image](/images/manufacturer_photos/0/0/41/altera_corporation_sml.jpg)
EP4SE530H35I4N
Manufacturer Part Number
EP4SE530H35I4N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera Corporation
Series
STRATIX® IV Er
Datasheet
1.EP4SGX70DF29C4N.pdf
(80 pages)
Specifications of EP4SE530H35I4N
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
28033024
Number Of I /o
744
Number Of Gates
-
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1152-BBGA Exposed Pad
Lead Free Status
Lead free
Rohs Status
RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H35I4N
Manufacturer:
SAMSUNG
Quantity:
1 000
Company:
Part Number:
EP4SE530H35I4N
Manufacturer:
ALTERA
Quantity:
147
1–64
Table 1–53. Glossary Table (Part 2 of 4)
Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum
M, N, O
Letter
K, L,
P
Q
R
J
J
JTAG Timing
Specifications
PLL
Specifications
R
L
Subject
—
—
High-speed I/O block: Deserialization factor (width of parallel data bus).
JTAG Timing Specifications:
Diagram of PLL Specifications
Note:
(1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.
Receiver differential input discrete resistor (external to Stratix IV device).
TMS
TDO
TCK
TDI
Core Clock
Key
CLK
Reconfigurable in User Mode
t
JCH
t
JPZX
t
JCP
t
JCL
Switchover
f
IN
External Feedback
N
t
JPCO
f
INPFD
(1)
t
JPSU
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
PFD
M
Definitions
CP
—
—
t
LF
JPH
VCO
f
VCO
t
JPXZ
Counters
C0..C9
December 2011 Altera Corporation
CLKOUT Pins
f
f
OUT_EXT
OUT
GCLK
RCLK
Glossary