EP4SGX530KH40C2 Altera Corporation, EP4SGX530KH40C2 Datasheet - Page 72

no-image

EP4SGX530KH40C2

Manufacturer Part Number
EP4SGX530KH40C2
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera Corporation
Series
Stratix® IV GXr
Datasheet

Specifications of EP4SGX530KH40C2

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
28033024
Number Of I /o
744
Number Of Gates
-
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1517-BBGA Exposed Pad
Lead Free Status
Contains lead
Rohs Status
RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SGX530KH40C2
Manufacturer:
GAPOLLO
Quantity:
500
Part Number:
EP4SGX530KH40C2
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SGX530KH40C2
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SGX530KH40C2ES
Manufacturer:
ALTERA
0
Part Number:
EP4SGX530KH40C2N
Manufacturer:
ALTERA
Quantity:
237
Part Number:
EP4SGX530KH40C2N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SGX530KH40C2N
Manufacturer:
ALTERA
0
1–64
Table 1–53. Glossary Table (Part 2 of 4)
Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum
M, N, O
Letter
K, L,
P
Q
R
J
J
JTAG Timing
Specifications
PLL
Specifications
R
L
Subject
High-speed I/O block: Deserialization factor (width of parallel data bus).
JTAG Timing Specifications:
Diagram of PLL Specifications
Note:
(1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.
Receiver differential input discrete resistor (external to Stratix IV device).
TMS
TDO
TCK
TDI
Core Clock
Key
CLK
Reconfigurable in User Mode
t
JCH
t
JPZX
t
JCP
t
JCL
Switchover
f
IN
External Feedback
N
t
JPCO
f
INPFD
(1)
t
JPSU
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
PFD
M
Definitions
CP
t
LF
JPH
VCO
f
VCO
t
JPXZ
Counters
C0..C9
December 2011 Altera Corporation
CLKOUT Pins
f
f
OUT_EXT
OUT
GCLK
RCLK
Glossary

Related parts for EP4SGX530KH40C2