5M570ZF256C4N Altera Corporation, 5M570ZF256C4N Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/0/41/altera_corporation_sml.jpg)
5M570ZF256C4N
Manufacturer Part Number
5M570ZF256C4N
Description
IC MAX V CPLD 570 LE 256-FBGA
Manufacturer
Altera Corporation
Series
MAX® Vr
Datasheet
1.5M240ZT100C5N.pdf
(30 pages)
Specifications of 5M570ZF256C4N
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
9.0ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
570
Number Of Macrocells
440
Number Of Gates
-
Number Of I /o
159
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
256-LBGA
Lead Free Status
Vendor undefined
Rohs Status
RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
5M570ZF256C4N
Manufacturer:
ALTERA
Quantity:
873
Part Number:
5M570ZF256C4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Chapter 3: DC and Switching Characteristics for MAX V Devices
Timing Model and Specifications
Table 3–18. LE Internal Timing Microparameters for MAX V Devices (Part 2 of 2)
Table 3–19. IOE Internal Timing Microparameters for MAX V Devices
May 2011 Altera Corporation
t
t
t
t
t
t
t
t
t
t
Notes to
(1) Delay numbers for t
(2) For more information about delay adders associated with different I/O standards, drive strengths, and slew rates, refer to
(3) For more information about t
(4) For more information about t
CLKHL
C
FASTIO
IN
GLOB
IOE
DL
OD
XZ
ZX
Symbol
Symbol
(3)
(4)
(2)
device target.
and
page 3–15
page 3–14
(1)
Table 3–35 on page
Table
Minimum clock high or
low time
Register control delay
Data output delay from
adjacent LE to I/O block
I/O input pad and buffer
delay
I/O input pad and buffer
delay used as global
signal pin
Internally generated
output enable delay
Input routing delay
Output delay buffer and
pad delay
Output buffer disable
delay
Output buffer enable
delay
and
and
3–19:
Table 3–23 on page
Table 3–21 on page
Parameter
Parameter
GLOB
differ for each device density and speed grade. The delay numbers for t
3–25.
XZ
ZX
delay adders associated with different I/O standards, drive strengths, and slew rates, refer to
delay adders associated with different I/O standards, drive strengths, and slew rates, refer to
3–15.
3–14.
Min
Min
253
—
—
—
—
—
—
—
—
—
5M40Z/ 5M80Z/ 5M160Z/
5M40Z/ 5M80Z/ 5M160Z/
C4
C4
5M240Z/ 5M570Z
5M240Z/ 5M570Z
1,356
2,261
1,319
1,045
1,160
Max
Max
170
907
530
318
—
Min
339
Min
—
—
—
—
—
—
—
—
—
C5, I5
C5, I5
1,741
3,322
1,410
1,543
1,276
1,353
Max
Max
428
986
509
—
Min
216
Min
—
—
GLOB
—
—
—
—
—
—
—
, shown in
C4
C4
5M1270Z/ 5M2210Z
5M1270Z/ 5M2210Z
1,114
1,974
1,383
1,303
Max
Max
207
920
374
291
982
—
Table
3–19, are based on a 5M240Z
MAX V Device Handbook
Min
266
Min
—
—
—
—
—
—
—
—
—
Table 3–34 on page 3–24
C5, I5
C5, I5
Table 3–22 on
Table 3–20 on
1,372
1,132
2,430
1,702
1,209
1,604
Max
Max
254
460
358
—
3–13
Unit
Unit
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps