5M1270ZF324C4N Altera Corporation, 5M1270ZF324C4N Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/0/41/altera_corporation_sml.jpg)
5M1270ZF324C4N
Manufacturer Part Number
5M1270ZF324C4N
Description
IC MAX V CPLD 1270 LE 324-FBGA
Manufacturer
Altera Corporation
Series
MAX® Vr
Datasheet
1.5M240ZT100C5N.pdf
(30 pages)
Specifications of 5M1270ZF324C4N
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
6.2ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
1270
Number Of Macrocells
980
Number Of Gates
-
Number Of I /o
271
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
324-LBGA
Lead Free Status
Vendor undefined
Rohs Status
RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
5M1270ZF324C4N
Manufacturer:
ALTERA
Quantity:
100
Chapter 3: DC and Switching Characteristics for MAX V Devices
Timing Model and Specifications
Table 3–17. Device Performance for MAX V Devices (Part 1 of 2)
May 2011 Altera Corporation
LE
Resource
Used
Preliminary and Final Timing
Performance
16-bit counter
64-bit counter
16-to-1 multiplexer
32-to-1 multiplexer
16-bit XOR function
16-bit decoder with
single address line
Design Size and
Function
This section describes the performance, internal, external, and UFM timing
specifications. All specifications are representative of the worst-case supply voltage
and junction temperature conditions.
Timing models can have either preliminary or final status. The Quartus II software
issues an informational message during the design compilation if the timing models
are preliminary.
Preliminary status means the timing model is subject to change. Initially, timing
numbers are created using simulation results, process data, and other known
parameters. These tests are used to make the preliminary numbers as close to the
actual timing parameters as possible.
Final timing numbers are based on actual device operation and testing. These
numbers reflect the actual performance of the device under the worst-case voltage
and junction temperature conditions.
Table 3–16. Timing Model Status for MAX V Devices
Table 3–17
performance values were obtained with the Quartus II software compilation of
megafunctions.
(1)
(1)
lists the MAX V device performance for some common designs. All
Mode
—
—
—
—
—
—
Resources Used
Table 3–16
5M1270Z
5M2210Z
5M160Z
5M240Z
5M570Z
Device
5M40Z
5M80Z
LEs
16
64
11
24
5
5
lists the status of the MAX V device timing models.
Blocks
UFM
0
0
0
0
0
0
5M40Z/ 5M80Z/ 5M160Z/
184.1
83.2
17.4
12.5
5M240Z/ 5M570Z
9.0
9.2
C4
C5, I5
118.3
80.5
20.4
25.3
16.1
16.1
Performance
Final
5M1270Z/ 5M2210Z
247.5
154.8
v
v
v
v
v
v
v
8.0
9.0
6.6
6.6
C4
MAX V Device Handbook
C5, I5
201.1
125.8
11.4
9.3
8.2
8.2
3–11
MHz
MHz
Unit
ns
ns
ns
ns