DS1996 Maxim, DS1996 Datasheet
DS1996
Available stocks
Related parts for DS1996
DS1996 Summary of contents
Page 1
... Presence detector acknowledges when reader first applies voltage ORDERING INFORMATION PART DS1996L-F5+ +Denotes a lead(Pb)-free/RoHS-compliant package. ® EXAMPLES OF ACCESSORIES ® DS9096P DS9101 DS9093RA DS9093F DS9092 19-4896; Rev 8/09 DS1996 16. 000000FBC52B 17.35 1-Wire TEMP PIN- RANGE PACKAGE F5 MicroCan -40°C to +70°C ...
Page 2
... LASERED ROM Each DS1996 contains a unique ROM code that is 64 bits long. The first 8 bits are a 1-Wire family code. The next 48 bits are a unique serial number. The last 8 bits are a CRC of the first 56 bits. (Figure 3.) The 1-Wire CRC is generated using a polynomial generator consisting of a shift register and XOR gates as shown in Figure 4 ...
Page 3
... DS1996 BLOCK DIAGRAM Figure DS1996 ...
Page 4
... WRITE SCRATCHPAD READ SCRATCHPAD COPY SCRATCHPAD READ MEMORY 48-Bit Serial Number LSB MSB OTHER DEVICES DATA FIELDS AFFECTED: 64-BIT ROM 64-BIT ROM 64-BIT ROM N/A N/A 64-BIT ROM 256-BIT SCRATCHPAD 256-BIT SCRATCHPAD 64K-BIT MEMORY 64K-BIT MEMORY 8-Bit Family Code (0CH) LSB DS1996 ...
Page 5
... Writing data to the scratchpad clears this flag. WRITING WITH VERIFICATION To write data to the DS1996, the scratchpad has to be used as intermediate storage. First the master issues the Write Scratchpad command to specify the desired target address, followed by the data to be written to the scratchpad. In the next step, the master sends the Read Scratchpad command to read the scratchpad and to verify data integrity ...
Page 6
... T0). The master may read data until the end of the scratchpad after which the data read will be all logic 1’s. DS1996 MEMORY MAP Figure 5 ADDRESS REGISTERS Figure ...
Page 7
... MEMORY FUNCTION FLOW CHART Figure TRANSMITTED OR RECEIVED AT OVERDRIVE SPEED IF OD=1 2) RESET PULSE TO BE TRANSMITTED AT OVERDRIVE SPEED IF OD=1; RESET PULSE TO BE TRANSMITTED AT REGULAR SPEED IF OD THE DS1996 RESET FROM OVERDRIVE SPEED TO REGULAR SPEED DS1996 ...
Page 8
... Reset Reset pulse Presence Presence pulse CCh Issue “skip ROM” command F0h Issue “read memory” command 00h TA1, beginning offset=0 00h TA2, address=0000h <8192 bytes> Read entire memory Reset Reset pulse Presence Presence pulse, done AUTHORIZATION CODE DS1996 ...
Page 9
... To facilitate this, each device attached to the 1-Wire bus must have open drain connection or 3-state outputs. The 1-Wire port of the DS1996 is open drain with an internal circuit equivalent to that shown in Figure 8. A multidrop bus consists of a 1-Wire bus with multiple slaves attached ...
Page 10
... The presence pulse lets the bus master know that the DS1996 is on the bus and is ready to operate. For more details, see the ”1-Wire Signaling” section. ...
Page 11
... The Overdrive Match ROM command, followed by a 64-bit ROM sequence transmitted at Overdrive Speed, allows the bus master to address a specific DS1996 on a multidrop bus and to simultaneously set it in Overdrive Mode. Only the DS1996 that exactly matches the 64-bit ROM sequence will respond to the subsequent memory function command ...
Page 12
... Overdrive speed) and then transmits the presence pulse (t Overdrive speed). A Reset Pulse of 480 µs or longer will exit the Overdrive Mode returning the device to regular speed. If the DS1996 is in Overdrive Mode and the Reset Pulse is no longer than 80 µs the device will remain in Overdrive Mode. , 15-60 µs at regular speed, 2-6 µs at PDH , 60-240 µ ...
Page 13
... ROM FUNCTIONS FLOW CHART Figure TRANSMITTED OR RECEIVED AT OVERDRIVE SPEED IF OD=1 2) THE PRESENCE PULSE WILL BE SHORT IF OD DS1996 ...
Page 14
... ROM FUNCTIONS FLOW CHART Figure 9 (cont’d) 3) ALWAYS TO BE TRANSMITTED AT OVERDRIVE SPEED DS1996 ...
Page 15
... DS1996. During write time slots, the delay circuit determines when the DS1996 will sample the data line. For a read data time slot ”0” transmitted, the delay circuit determines how long the DS1996 will hold the data line low overriding the 1 generated by the master. If the data bit is a ” ...
Page 16
... REC = 15 µs t RDV RDV < 1 µ Overdrive Speed 6 µs ≤ t < 16 µs < t LOW0 SLOT 1 µs ≤ t < ∞ REC < 16 µs SLOT < 2 µs LOWR < 4 µs RELEASE < ∞ REC = 2 µs < 1 µs DS1996 ...
Page 17
... LOW1 t 60 LOW0 t exactly 15 RDV RELEASE REC t 480 RSTH t 480 RSTL t 15 PDH t 60 PDL DS1996 MAX UNITS NOTES µ 25°C) A MAX UNITS NOTES 800 pF 5 (-40°C to 70°C) MAX UNITS NOTES 120 µ ...
Page 18
... RSTL t 2 PDH t 7 PDL , 5 ms after power has been applied, the parasite capacitance will not (-40°C to 70°C) TYP MAX UNITS 16 µs 2 µs 16 µs exactly 2 µs 1.5 4 µs 1 µs µs µs 80 µs 6 µs 24 µs power supply. DS1996 NOTES 4 3 ...
Page 19
... REVISION HISTORY REVISION DATE Updated the Ordering Information table to only show the lead-free version (DS1996-F5+). Updated the F5 MicroCan marking to match PCN H020201. Updated the wording in the Parasite Power section. 070808 Changed the t PDL(MIN) Electrical Characteristics: Overdrive Speed table. In the DC Electrical Characteristics table, removed the V ...