73S8023C Maxim, 73S8023C Datasheet - Page 10

no-image

73S8023C

Manufacturer Part Number
73S8023C
Description
The 73S8023C is a single smart card interface IC, compliant to the electrical requirements of ISO 7816-3, EMV 4
Manufacturer
Maxim
Datasheet
73S8023C Data Sheet
6 Power Down
A power down function is provided via the PWRDN pin (active high). When activated, the Power Down
(PD) mode disables all the internal analog functions, including the card analog interface, the oscillators
and the DC-DC converter, to put the 73S8023C in its lowest power consumption mode. PD mode is only
allowed in the deactivated condition (out of a card session, when the CMDVCC signal is driven high from
the host controller).
The host controller invokes the power down state when it is desirable to save power. The signals PRES
and PRES remain functional in PD mode such that a card insertion sets OFF high. The micro-controller
must then set PWRDN low and wait for the internal stabilization time prior to starting any card session
(prior to turning CMDVCC low).
Resumption of the normal mode occurs approximately 10 ms (stabilization of the internal oscillators and
reset of the circuitry) after PWRDN is set low. No card activation should be invoked during this 10 ms
time period. If a card is present, OFF can be used as an indication that the circuit has completed its
recovery from power-down state. OFF will go high at the end of the stabilization period. Should
CMDVCC go low during PWRDN = 1, or within the 10 ms internal stabilization / reset time, it will not be
taken into account and the card interface will remain inactive. Since CMDVCC is taken into account on
its edges, it should be toggled high and low again after the 10 ms to activate a card.
Figure 2
the power down function is not used.
7 Over-temperature Monitor
A built-in detector monitors die temperature. When an over-temperature condition occurs, a card
deactivation sequence is initiated, and an error or fault condition is reported to the system controller.
10
Internal RC OSC
CMDVCC
illustrates the sequencing of the PD and Normal modes. PWRDN must be connected to GND if
PWRDN
PRES
OFF
Figure 2: Power Down Mode Operation: CS = high
the controller must wait at
After setting PWRDN = 0,
least 10ms before setting
CMDVCC=0
~10ms
PWRDN during a card
session has no effect
OFF follows PRES regardless of PWRDN
EMV / ISO deactivation
time ~= 100 uS
PWRDN has effect when
the cardi s deactivated
DS_8023C_019
Rev. 1.5

Related parts for 73S8023C