MAX9125 Maxim, MAX9125 Datasheet
MAX9125
Available stocks
Related parts for MAX9125
MAX9125 Summary of contents
Page 1
... MAX9126 features integrated parallel termination resis- tors (nominally 115Ω), which eliminate the requirement for four discrete termination resistors and reduce stub length. The MAX9125 inputs are high impedance and require an external termination resistor when used in a point-to-point connection. The devices support a wide common-mode input range of 0 ...
Page 2
... CC -40°C to +85°C. Typical values are PARAMETER SYMBOL LVDS INPUTS (IN_+, IN_-) Differential Input High Threshold V Differential Input Low Threshold Input Current (MAX9125) I Power-Off Input Current I IN (MAX9125) I Input Resistor 1 R Input Resistor 2 R Differential Input Resistance R ...
Page 3
... Differential Part-to-Part Skew (Note 8) Rise Time Fall Time Disable Time High to Z Disable Time Low to Z Enable Time Z to High Enable Time Z to Low Maximum Operating Frequency (Note 9) _______________________________________________________________________________________ Quad LVDS Line Receivers with Integrated Termination | | V = 0.1V to 1.0V, common-mode voltage ...
Page 4
... V , and Note 2: Short only one output at a time. Do not exceed the absolute maximum junction temperature specification. Note 3: AC parameters are guaranteed by design and characterization. Note 4: C includes scope probe and test jig capacitance. L Note the magnitude difference of differential propagation delays in a channel; t ...
Page 5
V = 200mV +1.2V DIFFERENTIAL PROPAGATION DELAY vs. COMMON-MODE VOLTAGE 2.6 2.5 t PHLD 2.4 2.3 t PLHD 2.2 0 0.5 1.0 1.5 2.0 COMMON-MODE VOLTAGE (V) PULSE SKEW ...
Page 6
... EMI emissions and system susceptibility to noise. The MAX9125/MAX9126 are 500Mbps, four-channel LVDS receivers intended for high-speed, point-to-point, low-power applications. Each channel accepts an LVDS input and translates LVTTL/LVCMOS out- put ...
Page 7
... DEVICE UNDER IN_ 50Ω 1/4 MAX9125/MAX9126 INCLUDES LOAD AND TEST JIG CAPACITANCE FOR t AND t MEASUREMENTS. CC PZL PLZ = GND FOR t AND t MEASUREMENTS. PZH PHZ OUT_ C L RECEIVER ENABLED 1/4 MAX9125/MAX9126 O (DIFFERENTIAL) t PHLD 80% 50% 20% t THL OUT_ TEST ...
Page 8
... PHZ OUTPUT WHEN V = +100mV ID Figure 5. High-Z Delay Waveforms The fail-safe feature of the MAX9125/MAX9126 sets the output high when: • Inputs are open. • Inputs are undriven and shorted. • Inputs are undriven and terminated. A fail-safe circuit is important because under these conditions, noise at the inputs may switch the receiver and it may appear to the system that data is being received ...
Page 9
... When using the MAX9125, minimize the distance between the input termination resistors and the MAX9125 receiver inputs. Use 1% surface-mount resistors. _______________________________________________________________________________________ Quad LVDS Line Receivers with ...
Page 10
... GND 8 TSSOP/SO 10 ______________________________________________________________________________________ N1+ Rx OUT1 R DIFF N2+ Rx OUT2 R DIFF N3+ Rx OUT3 R DIFF N4+ Rx OUT4 R DIFF I N4 MAX9125 GND IN4- 14 IN4+ 13 OUT4 OUT3 10 IN3+ 9 IN3- Functional Diagram OUT1 Rx OUT2 Rx OUT3 OUT4 Rx MAX9126 GND ...
Page 11
Quad LVDS Line Receivers with ______________________________________________________________________________________ Integrated Termination Package Information 11 ...
Page 12
... Integrated Termination Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product ...