IRMCF311 International Rectifier, IRMCF311 Datasheet
IRMCF311
Specifications of IRMCF311
Available stocks
Related parts for IRMCF311
IRMCF311 Summary of contents
Page 1
... CMOS Description IRMCF311 is a high performance RAM based motion control IC designed primarily for appliance applications. IRMCF311 is designed to achieve low cost and high performance control solutions for advanced inverterized appliance motor control. IRMCF311 contains two computation engines. One is Motion Control Engine (MCE magnet motors ...
Page 2
... TABLE OF CONTENTS 1 Overview...................................................................................................................................... 4 2 IRMCF311 Block Diagram and Main Functions ........................................................................ 5 3 Pinout........................................................................................................................................... 7 4 Input/Output of IRMCF311......................................................................................................... 8 4.1 8051 Peripheral Interface Group........................................................................................... 8 4.2 Motion Peripheral Interface Group ....................................................................................... 9 4.3 Analog Interface Group ...................................................................................................... 10 4.4 Power Interface Group ........................................................................................................ 11 4.5 Test Interface Group ........................................................................................................... 11 5 Application Connections ........................................................................................................... Characteristics ..................................................................................................................... 13 6.1 Absolute Maximum Ratings ............................................................................................... 13 6.2 System Clock Frequency and Power Consumption............................................................ 13 6 ...
Page 3
... Figure 1. Typical Application Block Diagram Using IRMCF311.................................................. 4 Figure 2. IRMCF311 Internal Block Diagram ................................................................................ 5 Figure 3. IRMCF311 Pin Configuration ......................................................................................... 7 Figure 4. Input/Output of IRMCF311 ............................................................................................. 8 Figure 5. Application Connection of IRMCF311 ......................................................................... 12 Figure 6. Clock Frequency vs. Power Consumption..................................................................... 13 Table 1. Absolute Maximum Ratings............................................................................................ 13 Table 2. System Clock Frequency................................................................................................. 13 Table 3. Digital I/O DC Characteristics ........................................................................................ 14 Table 4. PLL DC Characteristics .................................................................................................. 15 Table 5 ...
Page 4
... IRMCF311 is intended for development purpose and contains 48K bytes of RAM, which can be loaded from external EEPROM for 8051 program execution. For high volume production, IRMCK311 contains OTP ROM in place of program RAM to reduce the cost. Both IRMCF311 and IRMCK311 come in the same 64-pin QFP package with identical pin configuration to ...
Page 5
... IRMCF311 Block Diagram and Main Functions IRMCF311 block diagram is shown in Figure 2. Figure 2. IRMCF311 Internal Block Diagram IRMCF311 contains the following functions for sensorless AC motor control applications: • Motion Control Engine (MCE o Proportional plus Integral block o Low pass filter o Differentiator and lag (high pass filter) ...
Page 6
... Up to two channels of analog output (8-bit PWM) o Two UART C/SPI port o 48K byte program RAM loaded from external EEPROM o 2K byte data RAM. Note 1: Total size of RAM is 8K byte including MCE program, MCE data, and 8051 data. Different sizes can be allocated depending on applications. Note 1 Note 1 IRMCF311 6 ...
Page 7
... P1.3/SYNC/SCK 5 P1.4/CAP 6 VDD2 7 VSS 8 VDD1 9 FGATEKILL 10 FPWMWL 11 FPWMWH 12 FPWMVL 13 FPWMVH 14 FPWMUL 15 FPWMUH Figure 3. IRMCF311 Pin Configuration (Top View) IRMCF311 48 P3.0/INT2/CS1 CPWMUH 47 CPWMUL 46 CPWMVH 45 44 CPWMVL 43 CPWMWH 42 CPWMWL 41 CGATEKILL VDD1 40 VSS 39 38 IPFC- 37 IPFC+ ...
Page 8
... Input/Output of IRMCF311 All I/O signals of IRMCF311 are shown in Figure 4. All I/O pins are 3.3V logic interface except A/D interface pins. Figure 4. Input/Output of IRMCF311 4.1 8051 Peripheral Interface Group UART Interface P1.1/RXD Input, Receive data to IRMCF311 P1.2/TXD Output, Transmit data from IRMCF311 P3.6/RXD1 Input, 2 P3.7/TXD1 Output ...
Page 9
... Output, motor 2 PWM phase U high side gate signal FPWMUL Output, motor 2 PWM phase U low side gate signal FPWMVH Output, motor 2 PWM phase V high side gate signal 2 C clock output or SPI data 2 C data line or SPI chip select EEPROM IRMCF311 2 C EEPROM 9 ...
Page 10
... Input, Operational amplifier negative input for PFC AC voltage sensing VACO Output, Operational amplifier output for PFC AC voltage sensing AIN0 Input, Analog input channel 1.2V), typically configured for DC bus voltage input AIN1 Input, Analog input channel 1.2V), needs to be pulled down to AVSS if unused IRMCF311 10 ...
Page 11
... Test Interface Group TSTMOD Must be tied to VSS, used only for factory testing. P5.3/TDI Input, JTAG test data input, or programmable discrete I/O P5.1/TMS Input, JTAG test mode select, or programmable discrete I/O TCK Input, JTAG test clock P5.2/TDO Output, JTAG test data output, or programmable discrete I/O IRMCF311 11 ...
Page 12
... Application Connections Typical application connection is shown Figure 5. All components necessary to implement a complete sensorless drive control algorithm are shown connected to IRMCF311. XTAL0 System 4 MHz XTAL1 PLL Clock Crystal Logic PLLVDD(1.8V) PLLVSS P1.2/TXD To indoor unit UART0 P1.1/RXD Microcontroller (UART) P3.7/TXD1 To other Host (UART) UART1 P3 ...
Page 13
... Figure 6. Clock Frequency vs. Power Consumption Min Typ - -40 ˚C - -65 ˚C - Min Typ 100 Clock Frequency (MHz) IRMCF311 Max Condition 3.6 V Respect to VSS 1.98 V Respect to VSS 1.98 V Respect to AVSS 3.65 V Respect to VSS 85 ˚C 150 ˚C Max Unit 128 MHz VDD2 (1.8V) VDD1 (3.3V) Total 150 13 ...
Page 14
... FPWMVH, FPWMWL, FPWMWH, and PFCPWM pins. Min Typ Max 3.0 V 3.3 V 3.6 V 1.62 V 1.8 V 1. 0.8 V 2 3.6 pF ±10 nA ±1 μA 8.9 mA 13.2 mA 15.2 mA 12 17.9 mA 26.3 mA 33.4 mA 24 IRMCF311 Condition Recommended Recommended Recommended Recommended ( (1) 14 ...
Page 15
... Typ Max 1.71 V 1 1.2 V ( kΩ 20 kΩ 100 μA - IRMCF311 Condition Recommended V = 1.8 V PLLVDD ( 1.8 V PLLVDD (1) Condition Recommended V = 1.8 V AVDD Recommended V = 1.8 V AVDD (1) Requested between op amp output and negative input (1) ( 0.6 V OUT ( ...
Page 16
... SRC current I Op amp output sink SNK current Table 6. Analog I/O DC Characteristics Note: (1) Data guaranteed by design. Min Typ Max 1.71 V 1 1.2 V ( 500 μA - IRMCF311 Condition V = 1.8 V AVDD V = 1.8 V AVDD (1) (1) ( 0.6 V OUT ( 0.6 V OUT (1) 16 ...
Page 17
... Power Supply Rejection Ratio Table 8. CMEXT and AREF DC Characteristics Note: (1) Data guaranteed by design. Min Typ 1.53 V 1.66 V 1. Min Typ 495 mV 600 mV 495 mV 600 IRMCF311 Condition Max 1. 3.3 V DD1 1. 3.3 V DD1 - Condition Max 700 1.8 V AVDD 700 1.8 V AVDD (1) - ...
Page 18
... PLL lock time LOCK Table 9. PLL AC Characteristics Note: (1) Data guaranteed by design Min Typ 3.2 MHz 4 MHz 32 MHz 50 MHz F ÷ 256 - CLKIN - 200 psec - =1M 1 =10 Xtal =30PF C =30PF 2 IRMCF311 Max Condition (1) 60 MHz (see figure below) (1) 128 MHz (1) - (1) - (1) - (1) 500 μsec 18 ...
Page 19
... Unless specified 25˚C. Symbol Parameter T Conversion time CONV T Sample/Hold HOLD maximum hold time Table 10. A/D Converter AC Characteristics Note: (1) Data guaranteed by design. Input Voltage Voltage droop Min Typ - - - - S/H Voltage t SAMPLE T HOLD IRMCF311 Max Condition (1) 2.05 μsec 10 μsec Voltage droop ≤ 15 LSB (see figure below) 19 ...
Page 20
... Table 12. Voltage sensing OP Amp AC Characteristics Note: (1) Data guaranteed by design. Min Typ Max - 10 V/μsec - Ω 400 ns - Min Typ Max 2.5 V/μsec - Ω - 650 ns IRMCF311 Condition V = 1.8 V, AVDD ( ( 1.8 V, AVDD ( Condition V = 1.8 V, AVDD ( ( 1.8 V, AVDD ( ...
Page 21
... SYNC to PWM output dSYNC3 delay time Table 13. SYNC AC Characteristics Note: (1) AIN1 through AIN6 channels are converted once every 6 SYNC events t wSYNC t dSYNC1 t dSYNC2 t dSYNC3 Min Typ - IRMCF311 Max Unit - SYSCLK 100 SYSCLK 200 SYSCLK (1) 2 SYSCLK 21 ...
Page 22
... Table 14. GATEKILL to SVPWM AC Timing 7.7 Interrupt AC Timing Unless specified 25˚C. Symbol Parameter t INT0, INT1 Interrupt wINT Assertion Time t INT0, INT1 latency dINT Min Typ Min Typ Table 15. Interrupt AC Timing IRMCF311 Max Unit - SYSCLK 100 SYSCLK Max Unit - SYSCLK 4 SYSCLK 22 ...
Page 23
... C read setup time is determined by the programmable filter time applied to I communication I2CLK I2CLK I2WSETUP I2WHOLD I2RSETUP Min Typ 10 0.25 0.25 0.25 0. filter time 1 2 Table 16 Timing IRMCF311 t I2EN1 t I2RHOLD t I2EN2 Max Unit - 8192 SYSCLK - - T I2CLK - - T I2CLK - - T I2CLK - - T I2CLK ...
Page 24
... CS to data delay time CSDELAY t CLK falling edge to data WRDELAY delay time t CS high time between two CSHIGH consecutive byte transfer t CS hold time CSHOLD Min Typ 1 Table 17. SPI Write AC Timing IRMCF311 Max Unit - SYSCLK - T SPICLK - T SPICLK 10 nsec 10 nsec - T SPICLK - T SPICLK 24 ...
Page 25
... SPI read data setup time RDSU t SPI read data hold time RDHOLD t CS high time between two CSHIGH consecutive byte transfer t CS hold time CSHOLD Min Typ 1 Table 18. SPI Read AC Timing IRMCF311 Max Unit - SYSCLK - T SPICLK - T SPICLK 10 nsec - nsec - nsec - T SPICLK - T SPICLK 25 ...
Page 26
... Each bit including start and stop bit is sampled three times at center of a bit at an interval of 1/ three sampled values do not agree, then UART noise error is generated. BAUD Data and Parity Bit Stop Bit T UARTFIL Min Typ - 57600 - 1/16 Table 19. UART AC Timing IRMCF311 Max Unit - bit/sec - T BAUD 26 ...
Page 27
... CAPTURE input low CAPLOW time t CAPTURE falling edge CRDELAY to capture register latch time t CAPTURE rising edge CLDELAY to capture register latch time t CAPTURE input INTDELAY interrupt latency time Min Typ Table 20. CAPTURE AC Timing IRMCF311 Max Unit - SYSCLK - SYSCLK - SYSCLK 4 SYSCLK 4 SYSCLK 4 SYSCLK 27 ...
Page 28
... Parameter T TCK Period JCLK t TCK High Period JHIGH t TCK Low Period JLOW t TCK to TDO propagation CO delay time t TDI/TMS setup time JSETUP t TDI/TMS hold time JHOLD Min Typ - - Table 21. JTAG AC Timing IRMCF311 Max Unit 50 MHz - nsec - nsec 5 nsec - nsec - nsec 28 ...
Page 29
... I Fan single shunt current sensing OP amp input (-) I Fan single shunt current sensing OP amp input (+) O Fan single shunt current sensing OP amp output I Analog input channel 0, 0-1.2V range, needs IRMCF311 Description Crystal input Crystal output output 2 boot from I C EEPROM 1.8V digital power Digital common 3 ...
Page 30
... Discrete programmable I/O or INT2 digital input I Discrete programmable I/O or PFC PWM shutdown input, 2-μsec digital filter, configurable either high O PFC PWM gate drive, configurable either high or up I/O Discrete programmable I/O or INT0 input IRMCF311 Description Analog common pulled down to AVSS if unused input (-) input (+) output Digital common 3.3V digital power ...
Page 31
... I/O Discrete programmable I/O or JTAG test data input I I Test mode. Must be tied to VSS. Factory use only down I/O Reset , low true, Schmitt trigger input P P Table 22. Pin List IRMCF311 Description nd UART receive input nd UART transmit output Digital common clock output or SPI data ...
Page 32
... Package Dimensions This document is the property of International Rectifier and may not be copied or distributed without expressed consent. IRMCF311 ...
Page 33
... IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 252-7105 www.irf.com IRMCF311 YWWP XXXXXX Order Information This product has been designed and qualified for the industrial level Qualification standards can be found at Data and specifications subject to change without notice. 12/05/2006 IRMCF311 IR Logo Production Lot The LQFP-64 is MSL3 qualified www.irf.com <http://www.irf.com> 33 ...