TLE 6255 G Infineon Technologies, TLE 6255 G Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
TLE 6255 G
Manufacturer Part Number
TLE 6255 G
Description
Manufacturer
Infineon Technologies
Datasheet
1.TLE_6255_G.pdf
(23 pages)
Specifications of TLE 6255 G
Packages
P-DSO-14
Transmission Ratemax
33.0 kbit/s
Quiescent Current (max.)
< 70 µA sleep mode
Bus Wake-up Capability
Yes
Additional Features
Mx, RSL, LOAD
Wake-up Inputs
Bus wake-up
3
Figure 1
RxD = H indicates a bus recessive state, RxD = L a bus normal or high voltage dominant
state.
Data Sheet Rev. 2.5
Pin Configuration
(top view)
Pin Configuration
GND
GND
RxD
TxD
V
M0
M1
CC
2
3
4
5
6
7
1
Leadframe
Chip
2
AEP02568
14
13
12
10
11
9
8
V
GND
N.C.
CANH
LOAD
RSL
GND
batt
TLE 6255 G
2003-11-27