ADP3208D ON Semiconductor, ADP3208D Datasheet - Page 7

no-image

ADP3208D

Manufacturer Part Number
ADP3208D
Description
7-bit, Programmable, Dual-phase, Mobile, Cpu, Synchronous Buck Controller
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADP3208D
Manufacturer:
ON/安森美
Quantity:
20 000
Company:
Part Number:
ADP3208DJCPZ
Quantity:
3 700
Part Number:
ADP3208DJCPZ-RL
Manufacturer:
ON Semiconductor
Quantity:
10
Part Number:
ADP3208DJCPZ-RL
Manufacturer:
ON/安森美
Quantity:
20 000
Company:
Part Number:
ADP3208DJCPZ-RL
Quantity:
4 576
ELECTRICAL CHARACTERISTICS
= PGND2 = Low = 0 V, EN = VATFREQ = High, DPRSLP = 0 V, PSI = 1.05 V, V
noted (Note 1). Current entering a pin (sunk by the device) has a positive sign. R
VOLTAGE MONITORING AND PROTECTION − Power Good
CURRENT CONTROL − Current Sense Amplifier (CSAMP)
CURRENT MONITORING AND PROTECTION
1. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC).
2. Guaranteed by design or bench characterization, not production tested.
3. Timing is referenced to the 90% and 10% points, unless otherwise noted.
PWRGD Low Voltage
PWRGD High, Leakage
Current
PWRGD Startup Delay
PWRGD Latchoff Delay
PWRGD Propagation Delay
(Note 3)
Crowbar Latchoff Delay
(Note 2)
PWRGD Masking Time
CSREF Soft−Stop
Resistance
CSSUM, CSREF Common−Mode Range
(Note 2)
CSSUM, CSREF Offset
Voltage
CSSUM Bias Current
CSREF Bias Current
CSCOMP Voltage Range (Note 2)
CSCOMP Current
CSCOMP Slew Rate
Gain Bandwidth (Note 2)
Current Reference
Current Limiter (OCP)
Current Limit Latchoff Delay
I
Current Limit Threshold
REF
Voltage
Parameter
I
T
CSCOMPsource
I
T
T
CSCOMPsink
LOFFPWRGD
GBW
V
T
I
SSPWRGD
PDPWRGD
Symbol
V
I
I
BCSSUM
BCSREF
V
PWRGD
LOFFCB
PWRGD
V
OSCSA
LIMTH
REF
CSA
V
CC
= P
VCC1
I
V
Measured from CLKEN neg edge to
PWRGD Pos Edge
Measured from Out−off−Good−Window
event to Latchoff (switching stops)
Measured from Out−off−Good−Window
event to PWRGD neg edge
Measured from Crowbar event to Latchoff
(switching stops)
Triggered by any VID change or OCP event
EN = L or Latchoff condition
Voltage range of interest
T
CSREF − CSSUM, T
CSREF − CSSUM, T
Operating Range
CSCOMP = 2.0 V
CSSUM forced 200 mV below CSREF
CSSUM forced 200 mV above CSREF
C
CSSUM forced 200 mV below CSREF
CSSUM forced 200 mV above CSREF
Non−inverting unit gain configuration
R
R
Measured from CSCOMP to CSREF,
R
2−ph configuration, PSI = H
2−ph configuration, PSI = L
1−ph configuration
Measured from CSCOMP to CSREF,
R
3−ph configuration, PSI = H
3−ph configuration, PSI = L
1−ph configuration
Measured from OCP event to PWRGD
deassertion
PWRGD(SINK)
A
PWRDG
CSCOMP
FB
REF
LIM
LIM
= 25°C
= P
= 1 kW
= 4.5 kW,
= 4.5 kW,
http://onsemi.com
= 80 kW to set I
VCC2
= 5.0 V
= 10 pF, Open Loop Configuration
= BST1 = BST2 = High = 5.0V, FBRTN = GND = SW1 = SW2 = PGND1
= 4 mA
7
Conditions
A
A
REF
= −10°C to 85°C
= −40°C to 85°C
= 20 mA
VID
REF
= 1.2000 V, T
= 80 kW.
A
= −40°C to 100°C, unless otherwise
−120
−0.5
−1.7
−1.8
0.05
1.55
Min
−50
−70
−32
−70
−70
−15
−70
0
−47.5
−750
Typ
200
200
100
−10
−95
−95
−90
−30
−90
8.0
8.0
1.0
1.6
8.0
50
70
10
20
+120
−115
−115
−115
−115
Max
+0.5
+1.7
+1.8
1.65
150
+50
−65
−50
0.1
2.0
2.0
Unit
MHz
V/ms
mV
mV
mA
mV
ms
ms
ms
mA
nA
nA
mA
ns
ns
ms
W
V
V
V

Related parts for ADP3208D