MPC8260 Freescale Semiconductor, Inc, MPC8260 Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
MPC8260
Manufacturer Part Number
MPC8260
Description
Mpc8260 Powerquicc Ii Integrated Communications Processor
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MPC8260.pdf
(52 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8260ACVVMHBB
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
MPC8260ACVVMHBB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8260ACVVMIBB
Manufacturer:
ISOCOM
Quantity:
2 970
Company:
Part Number:
MPC8260ACVVMIBB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8260ACZUMHBB
Manufacturer:
INFINEON
Quantity:
5
Company:
Part Number:
MPC8260ACZUMHBB
Manufacturer:
FREESCALE
Quantity:
325
Company:
Part Number:
MPC8260ACZUMHBB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8260ACZUMHBB
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC8260ACZUMHBB266/166/66
Manufacturer:
FREESCALE
Quantity:
300
Company:
Part Number:
MPC8260ACZUMIBB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8260ACZUMIBB
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Additional features of the MPC826xA family are as follows:
Freescale Semiconductor
•
•
•
— One serial peripheral interface identical to the MPC860 SPI
— One inter-integrated circuit (I
— Up to eight TDM interfaces (four on the MPC8255)
— Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs,
— Four independent 16-bit timers that can be interconnected as two 32-bit timers
CPM
— 32-Kbyte dual-port RAM
— Additional MCC host commands
— Eight transfer transmission convergence (TC) layers between the TDMs and FCC2 to support
CPM multiplexing
— FCC2 can also be connected to the TC layer.
TC layer (MPC8264 and MPC8266 only)
— Each of the 8 TDM channels is routed in hardware to a TC layer block
MPC8260A PowerQUICC™ II Integrated Communications Processor Hardware Specifications, Rev. 1.1
– Transparent
– UART (low-speed operation)
– Microwire compatible
– Multiple-master, single-master, and slave modes
– Supports two groups of four TDM channels for a total of eight TDMs
– 2,048 bytes of SI RAM
– Bit or byte resolution
– Independent transmit and receive routing, frame synchronization
– Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN
SCCs, SMCs, and serial channels
inverse multiplexing for ATM capabilities (IMA) (MPC8264 and MPC8266 only)
– Protocol-specific overhead bits may be discarded or routed to other controllers by the SI
– Performing ATM TC layer functions (according to ITU-T I.432)
– Transmit (Tx) updates
– Receive (Rx) updates
primary rate, Freescale interchip digital link (IDL), general circuit interface (GCI), and
user-defined TDM serial interfaces
- Cell HEC generation
- Payload scrambling using self synchronizing scrambler (programmable by the user)
- Coset generation (programmable by the user)
- Cell rate by inserting idle/unassigned cells
- Cell delineation using bit by bit HEC checking and programmable ALPHA and DELTA
parameters for the delineation state machine
- Payload descrambling using self synchronizing scrambler (programmable by the user)
2
C) controller (identical to the MPC860 I
2
C controller)
Features
5