PIC16C765 Microchip Technology Inc., PIC16C765 Datasheet - Page 83
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16C765
Manufacturer Part Number
PIC16C765
Description
8-bit Cmos Microcontrollers With Usb
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16C765.pdf
(165 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16C765-I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16C765-I/P
Manufacturer:
MICROCHIP
Quantity:
12 000
Company:
Part Number:
PIC16C765-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16C765/JW
Manufacturer:
MIC
Quantity:
60
Company:
Part Number:
PIC16C765/JW
Manufacturer:
MIC
Quantity:
60
Company:
Part Number:
PIC16C765/JW
Manufacturer:
MIC
Quantity:
5
Part Number:
PIC16C765/JW
Manufacturer:
MICROCH
Quantity:
20 000
Company:
Part Number:
PIC16C765T-I/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
PIC16C765T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
11.2.2
The receiver block diagram is shown in Figure 11-4.
The data is received on the RC7/RX/DT pin and drives
the data recovery block. The data recovery block is
actually a high speed shifter operating at x16 times the
baud rate, whereas the main receive serial shifter oper-
ates at the bit rate or at F
Once Asynchronous mode is selected, reception is
enabled by setting bit CREN (RCSTA<4>).
The heart of the receiver is the receive (serial) shift reg-
ister (RSR). After sampling the STOP bit, the received
data in the RSR is transferred to the RCREG register (if
it is empty). If the transfer is complete, flag bit RCIF
(PIR1<5>) is set. The actual interrupt can be enabled/
disabled
(PIE1<5>). Flag bit RCIF is a read only bit which is
cleared by the hardware. It is cleared when the RCREG
register has been read and is empty. The RCREG is a
double buffered register, i.e., it is a two deep FIFO. It is
FIGURE 11-4: USART RECEIVE BLOCK DIAGRAM
FIGURE 11-5: ASYNCHRONOUS RECEPTION
2000 Microchip Technology Inc.
RX (pin)
Rcv shift
reg
Rcv buffer reg
Read Rcv
buffer reg
RCREG
RCIF
(interrupt flag)
OERR bit
CREN
Note: This timing diagram shows three words appearing on the RX input. The RCREG (receive buffer) is read after the third word,
USART ASYNCHRONOUS RECEIVER
by
RC7/RX/DT
causing the OERR (overrun) bit to be set.
setting/clearing
Baud Rate Generator
Start
bit
INT
SPBRG
Pin Buffer
and Control
bit0
.
SPEN
bit1
enable
bit
bit7/8
Data
Recovery
Interrupt
RCIE
Preliminary
Stop
bit
CREN
WORD 1
RCREG
Start
bit
bit0
possible for two bytes of data to be received and trans-
ferred to the RCREG FIFO and a third byte to begin
shifting to the RSR register. On the detection of the
STOP bit of the third byte, if the RCREG register is still
full, then overrun error bit OERR (RCSTA<1>) will be
set. The word in the RSR will be lost. The RCREG reg-
ister can be read twice to retrieve the two bytes in the
FIFO. Overrun bit OERR has to be cleared in software.
This is done by resetting the receive logic (CREN is
cleared and then set). If bit OERR is set, transfers from
the RSR register to the RCREG register are inhibited,
so it is essential to clear error bit OERR if it is set. Fram-
ing error bit FERR (RCSTA<2>) is set if a stop bit is
detected as clear. Bit FERR and the 9th receive bit are
buffered the same way as the receive data. Reading
the RCREG, will load bits RX9D and FERR with new
values, therefore it is essential for the user to read the
RCSTA register before reading RCREG register in
order not to lose the old FERR and RX9D information.
RCIF
RCIE
RX9
MSb
Stop
RX9D
(8)
bit7/8
WORD 2
RCREG
OERR
PIC16C745/765
7
RSR Register
Stop
bit
RCREG Register
8
Start
Data Bus
bit
1
FERR
0
LSb
Start
bit7/8
FIFO
DS41124C-page 83
Stop
bit